EP4SGX530HH35C2N Altera, EP4SGX530HH35C2N Datasheet - Page 140

IC STRATIX IV FPGA 530K 1152HBGA

EP4SGX530HH35C2N

Manufacturer Part Number
EP4SGX530HH35C2N
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera
Series
Stratix® IV GXr

Specifications of EP4SGX530HH35C2N

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
564
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-HBGA
Family Name
Stratix® IV
Number Of Logic Blocks/elements
531200
# Registers
424960
# I/os (max)
560
Process Technology
40nm
Operating Supply Voltage (typ)
900mV
Logic Cells
531200
Ram Bits
28033024
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1152
Package Type
FCHBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SGX530HH35C2N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SGX530HH35C2N
Manufacturer:
ALTERA
0
Part Number:
EP4SGX530HH35C2NAD
Manufacturer:
ALTERA
0
Part Number:
EP4SGX530HH35C2NAE
Manufacturer:
ALTERA
0
5–24
Figure 5–20. External Clock Outputs for Top and Bottom PLLs
Notes to
(1) You can feed these clock output pins using any one of the C[9..0], m counters.
(2) The CLKOUT0p and CLKOUT0n pins can be either single-ended or differential clock outputs. The CLKOUT1 and CLKOUT2 pins are
(3) These external clock enable signals are available only when using the ALTCLKCTRL megafunction.
Stratix IV Device Handbook Volume 1
dual-purpose I/O pins that you can use as two single-ended outputs or one differential external feedback input pin. The CLKOUT3 and CLKOUT4
pins are two single-ended output pins.
Figure
Top/Bottom
PLLs
5–20:
PLL_<#>_CLKOUT0p (1), (2)
clkena0 (3)
clkena1 (3)
m(fbout)
Figure 5–20
C0
C1
C2
C3
C4
C5
C6
C7
C8
C9
PLL_<#>_CLKOUT0n (1), (2)
shows the clock I/O pins associated with the top and bottom PLLs.
PLL_<#>_FBp/CLKOUT1 (1), (2)
clkena3 (3)
clkena2 (3)
PLL_<#>_FBn/CLKOUT2 (1), (2)
Chapter 5: Clock Networks and PLLs in Stratix IV Devices
clkena4 (3)
clkena5 (3)
PLL_<#>_CLKOUT3
(1), (2)
February 2011 Altera Corporation
PLL_<#>_CLKOUT4
PLLs in Stratix IV Devices
(1), (2)
Internal Logic

Related parts for EP4SGX530HH35C2N