TMP92CF26AXBG Toshiba, TMP92CF26AXBG Datasheet - Page 333

no-image

TMP92CF26AXBG

Manufacturer Part Number
TMP92CF26AXBG
Description
Microcontrollers (MCU) TLCS-900/H1 ROMLESS 144KB RAM
Manufacturer
Toshiba
Datasheet

Specifications of TMP92CF26AXBG

Processor Series
TLCS-900
Core
900/H
Data Bus Width
16 bit
Program Memory Type
ROM
Program Memory Size
8 KB
Data Ram Size
144 KB
Interface Type
I2C, I2S, UART, USB
Maximum Clock Frequency
80 MHz
Number Of Programmable I/os
136
Number Of Timers
10
Maximum Operating Temperature
+ 50 C
Mounting Style
SMD/SMT
Package / Case
FBGA-228
Development Tools By Supplier
BM1040R0A, BM1055R0B, SW96CN0-ZCC, SW00MN0-ZCC
Minimum Operating Temperature
0 C
On-chip Adc
10 bit, 6 Channel
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TMP92CF26AXBG
Manufacturer:
TOSHIBA
Quantity:
4 000
Part Number:
TMP92CF26AXBG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
SC0CR
(1201H)
A read
-modify-write
operation
cannot be
performed
bit Symbol
Read/Write
Reset State
Function
Note: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.
Received
data bit 8
Undefined
RB8
R
7
Figure 3.14.7 Serial Control Register (channel 0, SC0CR)
Parity
0: odd
1: even
EVEN
6
0
R/W
Parity
addition
0: disable
1: enable
PE
5
0
92CF26A-332
Overrun
OERR
4
R (cleared to 0 when read)
0
1: error
PERR
Parity
3
0
Edge selection for SCLK pin (Input / Output Mode)
I/O interface input clock selection
Framing Error flag
Parity Error flag
Overrun Error flag
Framing
0
1
0
1
Parity addition enables
Even parity addition/check
Received data 8
FERR
0
1
0
1
2
0
Baud rate generator
SCLK0 pin input
Transmits and receives
data on rising edge of SCLK0.
Transmits and receives
data on falling edge SCLK0.
Disabled
Enabled
Odd parity
Even parity
0: SCLK0
1: SCLK0
SCLKS
1
0
R/W
0: baud rate
1: SCLK0
TMP92CF26A
generator
pin input
IOC
0
2007-11-21
0
Cleared to 0
when read

Related parts for TMP92CF26AXBG