TMP92CF26AXBG Toshiba, TMP92CF26AXBG Datasheet - Page 398

no-image

TMP92CF26AXBG

Manufacturer Part Number
TMP92CF26AXBG
Description
Microcontrollers (MCU) TLCS-900/H1 ROMLESS 144KB RAM
Manufacturer
Toshiba
Datasheet

Specifications of TMP92CF26AXBG

Processor Series
TLCS-900
Core
900/H
Data Bus Width
16 bit
Program Memory Type
ROM
Program Memory Size
8 KB
Data Ram Size
144 KB
Interface Type
I2C, I2S, UART, USB
Maximum Clock Frequency
80 MHz
Number Of Programmable I/os
136
Number Of Timers
10
Maximum Operating Temperature
+ 50 C
Mounting Style
SMD/SMT
Package / Case
FBGA-228
Development Tools By Supplier
BM1040R0A, BM1055R0B, SW96CN0-ZCC, SW00MN0-ZCC
Minimum Operating Temperature
0 C
On-chip Adc
10 bit, 6 Channel
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TMP92CF26AXBG
Manufacturer:
TOSHIBA
Quantity:
4 000
Part Number:
TMP92CF26AXBG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
EP0_SIZE_L_A
(0798H)
EP1_SIZE_L_A
(0799H)
EP2_SIZE_L_A
(079AH)
EP3_SIZE_L_A
(079BH)
EP4_SIZE_L_A
(079CH)
EP5_SIZE_L_A
(079DH)
EP6_SIZE_L_A
(079EH)
EP7_SIZE_L_A
(079FH)
bit Symbol
Read/Write
Reset State
bit Symbol
Read/Write
Reset State
bit Symbol
Read/Write
Reset State
bit Symbol
Read/Write
Reset State
bit Symbol
Read/Write
Reset State
bit Symbol
Read/Write
Reset State
bit Symbol
Read/Write
Reset State
bit Symbol
Read/Write
Reset State
3.16.3.14 EPx_SIZE Register (x: 0 to 7)
Note: EP4,5,6,7_SIZE_L_A registers are not used in the TMP92CF26A.
a) In receive mode, showing the 1-packet data number which has been received correctly.
b) In the transmit mode, showing payload size. Showing length value when short packet
c) Showing dual packet mode and currently effective packet.
and an L (Low) register which shows lower bit 6 to bit0 and control bit of FIFO.
is transferred.
It is not necessary to read this register when it is transmitting.
PKT_ACTIVE
PKT_ACTIVE
PKT_ACTIVE
PKT_ACTIVE
PKT_ACTIVE
PKT_ACTIVE
PKT_ACTIVE
PKT_ACTIVE
These registers have the following functions.
Each endpoint has an H (High)-register that shows upper bit 9 to bit7 of data size
Each H/L register also has 2-set for dual-packet mode.
On reset, these are initialized to maximum payload size.
7
R
7
R
7
R
7
R
7
R
7
R
7
R
7
R
1
1
1
1
1
1
1
1
DATASIZE6
DATASIZE6
DATASIZE6
DATASIZE6
DATASIZE6
DATASIZE6
DATASIZE6
DATASIZE6
6
R
6
R
6
R
6
R
6
R
6
R
6
R
6
R
0
0
0
0
0
0
0
0
DATASIZE5
DATASIZE5
DATASIZE5
DATASIZE5
DATASIZE5
DATASIZE5
DATASIZE5
DATASIZE5
92CF26A-397
5
R
5
R
5
R
5
R
5
R
5
R
5
R
5
R
0
0
0
0
0
0
0
0
DATASIZE4
DATASIZE4
DATASIZE4
DATASIZE4
DATASIZE4
DATASIZE4
DATASIZE4
DATASIZE4
4
R
4
R
4
R
4
R
4
R
4
R
4
R
4
R
0
0
0
0
0
0
0
0
DATASIZE3
DATASIZE3
DATASIZE3
DATASIZE3
DATASIZE3
DATASIZE3
DATASIZE3
DATASIZE3
R
R
R
R
R
R
R
R
3
3
3
3
3
3
3
3
1
1
1
1
1
1
1
1
DATASIZE2
DATASIZE2
DATASIZE2
DATASIZE2
DATASIZE2
DATASIZE2
DATASIZE2
DATASIZE2
2
R
2
R
2
R
2
R
2
R
2
R
2
R
2
R
0
0
0
0
0
0
0
0
DATASIZE1
DATASIZE1
DATASIZE1
DATASIZE1
DATASIZE1
DATASIZE1
DATASIZE1
DATASIZE1
TMP92CF26A
1
R
1
R
1
R
1
R
1
R
1
R
1
R
1
R
0
0
0
0
0
0
0
0
2007-11-21
DATASIZE0
DATASIZE0
DATASIZE0
DATASIZE0
DATASIZE0
DATASIZE0
DATASIZE0
DATASIZE0
0
R
0
R
0
R
0
R
0
R
0
R
0
R
0
R
0
0
0
0
0
0
0
0

Related parts for TMP92CF26AXBG