DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 130
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 130 of 1154
- Download datasheet (32Mb)
5–14
Stratix IV Device Handbook Volume 1
Clock Control Block
Table 5–6. Stratix IV RCLK Outputs From the PLL Clock Outputs
Every GCLK and RCLK network has its own clock control block. The control block
provides the following features:
■
■
■
Figure 5–11
You can select the clock source for the GCLK select block either statically or
dynamically. You can statically select the clock source using a setting in the Quartus II
software or you can dynamically select the clock source using internal logic to drive
the multiplexer-select inputs. When selecting the clock source dynamically, you can
select either PLL outputs (such as C0 or C1) or a combination of clock pins or PLL
outputs.
Figure 5–11. Stratix IV GCLK Control Block
Notes to
(1) When the device is operating in user mode, you can dynamically control the clock select signals through internal
(2) When the device is operation in user mode, you can only set the clock select signals through a configuration file
RCLK[64..69]
RCLK[70..75]
RCLK[76..81]
RCLK[82..87]
Note to
(1) All PLL counter outputs can drive the RCLK networks.
Clock Resource
Clock source selection (dynamic selection for GCLKs)
Global clock multiplexing
Clock power down (static or dynamic clock enable or disable)
logic.
(SRAM object file [.sof] or programmer object file [.pof]) and cannot be dynamically controlled.
Figure
Table
5–6:
and
5–11:
Figure 5–12
v
L1
—
—
—
CLKSELECT[1..0]
PLL Counter
This multiplexer
supports user-controllable
dynamic switching
L2
—
—
—
—
Outputs
(1)
show the GCLK and RCLK select blocks, respectively.
—
—
—
—
L3
2
2
v
L4
—
—
—
CLKp
Pins
B1
—
—
—
—
Chapter 5: Clock Networks and PLLs in Stratix IV Devices
2
PLL Number
B2
—
—
—
—
Enable/
Disable
GCLK
CLKn
Pin
v
R1
—
—
—
Static Clock
Select (2)
(Note 1)
Internal
Internal
Logic
Logic
Clock Networks in Stratix IV Devices
R2
—
—
—
—
February 2011 Altera Corporation
(Part 2 of 2)
R3
—
—
—
—
v
R4
—
—
—
T1
—
—
—
—
T2
—
—
—
—
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: