DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 586
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 586 of 1154
- Download datasheet (32Mb)
1–142
Stratix IV Device Handbook Volume 2: Transceivers
1
1
The rateswitch signal serves as the input signal to the PCIe rateswitch controller.
After seeing a transition on the rateswitch signal from the PHY-MAC layer, the PCIe
rateswitch controller performs the following operations:
■
■
■
PCIe rateswitch controller location:
■
■
■
When operating at the Gen 2 data rate, asserting the rx_digitalreset signal causes
the PCIe rateswitch circuitry to switch the transceiver to Gen 1 data rate.
When switching from Gen1 to Gen2 using the dynamic reconfiguration controller,
you must set the two ports of the dynamic reconfiguration controller, tx_preemp_0t
and tx_preemp_2t, to zero to meet the Gen2 de-emphasis specifications. When
switching from Gen2 to Gen1, if your system requires specific settings on
tx_preemp_01 and tx_preemp_2t, those values must be set at the respective two ports
of the dynamic reconfiguration controller to meet your system requirements.
When the PHY-MAC layer instructs a rateswitch between the Gen1 (2.5 Gbps) and
Gen2 (5 Gbps) signaling rates, both the transmitter high-speed serial and low-speed
parallel clock and the CDR recovered clock must switch to support the instructed data
rate. Stratix IV GX and GT transceivers have dedicated PCIe clock switch circuitry
located in the following blocks:
■
■
■
Controls the PCIe clock switch circuitry to switch between Gen1 (2.5 Gbps) and
Gen2 (5 Gbps) signaling rate depending on the rateswitch signal level
Disables and resets the transmitter and receiver phase compensation FIFO
pointers until the PCIe clock switchover circuitry indicates successful rateswitch
completion
Communicates completion of rateswitch to the PCIe interface module, which in
turn communicates completion of the rateswitch to the PHY-MAC layer on the
pipephydonestatus signal
In PCIe ×1 mode, the PCIe rateswitch controller is located in the transceiver PCS of
each channel.
In PCIe ×4 mode, the PCIe rateswitch controller is located in CMU0_Channel within
the transceiver block.
In PCIe ×8 mode, the PCIe rateswitch controller is located in CMU0_Channel within
the master transceiver block.
Local clock divider in transmitter PMA of each transceiver channel
CMU0 clock divider in CMU0_Channel of each transceiver block
Receiver CDR in receiver PMA of each transceiver channel
PCIe Rateswitch Controller
PCIe Clock Switch Circuitry
Chapter 1: Transceiver Architecture in Stratix IV Devices
February 2011 Altera Corporation
Transceiver Block Architecture
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: