DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 652
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 652 of 1154
- Download datasheet (32Mb)
1–208
Table 1–71. Available PRBS, High Frequency, and Low Frequency Patterns in Single-Width Mode
Table 1–72. Available PRBS, High Frequency, and Low Frequency Patterns in Double-Width Mode
Stratix IV Device Handbook Volume 2: Transceivers
Patterns
Low
Frequency
Notes to
(1) Channel width refers to the What is the channel width? option in the General screen of the ALTGX MegaWizard Plug-In Manager. Based on the
(2) A verifier is not available for the specified patterns.
Patterns
PRBS 7
PRBS 23
High
frequency
Low
Frequency
Notes to
(1) Channel width refers to the what is the channel width? option in the General screen of the ALTGX MegaWizard Plug-In Manager. Based on the
(2) Verifier is not available for the specified patterns.
(2)
(2)
(2)
selection, an 8 or 10 bits wide pattern is generated as indicated by a Yes (Y) or No (N).
selection, A 16 or 20 bits wide pattern is generated as indicated by a Yes (Y) or No (N).
Table
Table
PRBS in Double-Width Mode
1–71:
1–72:
Polynomial
Polynomial
0000011111
X
1010101010
0000011111
X
23
7
+ X
+ X
The status signals rx_bistdone and rx_bisterr indicate the status of the verifier. The
rx_bistdone port gets asserted and stays high when the verifier either receives one
full cycle of incremental pattern or it detects an error in the receiver data. The
rx_bisterr signal gets asserted and stays high when the verifier detects an error. You
can reset the PRBS pattern generator and verifier by asserting the tx_digitalreset
and rx_digitalreset signals, respectively.
Table 1–72
patterns for PRBS in double-width mode configuration.
The status signals rx_bisterr and rx_bistdone are available to indicate the status of
the verifier. For more information about the behavior of these status signals, refer to
“Single-Width Mode” on page
6
18
+ 1
+ 1
16-Bit
Width of
Width of
8 Bit
Channel
Channel
lists the various PRBS patterns and corresponding word alignment
N
Y
Y
Y
N
(1)
(1)
Pattern with
Pattern with
32’h007FFFF
Width 8 Bit
Alignment
Alignment
16’h3040
Width of
Channel
Channel
16-Bit
Word
Word
NA
NA
NA
F
1–21.
16-Bit (Gbps)
Width 8 Bit
Data Rate
Maximum
Data Rate
Maximum
Width of
Channel
Channel
(Gbps)
with
With
N/A
N/A
5
5
5
Chapter 1: Transceiver Architecture in Stratix IV Devices
20-Bit
10 Bit
Width of
Width of
Channel
Channel
Y
Y
Y
Y
Y
(1)
(1)
40’h00007FF
February 2011 Altera Corporation
20’h43040
Alignment
Alignment
Pattern
Pattern
Word
Word
N/A
N/A
FFF
NA
Built-In Self Test Modes
20-Bit (Gbps)
Width 10 Bit
Data Rate
Data Rate
Maximum
Maximum
Width of
Channel
Channel
(Gbps)
6.375
6.375
6.375
6.375
3.125
with
with
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: