DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 695
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 695 of 1154
- Download datasheet (32Mb)
Chapter 2: Transceiver Clocking in Stratix IV Devices
Transceiver Channel Datapath Clocking
Figure 2–14. Transmitter Channel Clocking Configurations
February 2011 Altera Corporation
Non-Bonded
Non-bonded and bonded configurations use the following:
■
■
■
ATX PLLs always use ×N lines to distribute the high-speed serial and low-speed
parallel transceiver clocks. Use the ×N_Top line if the CMU0 PLL or ATX PLL that
generates the transceiver clocks is located at the top of the transmitter channel. Use
the ×N_Bottom line if the CMU0 PLL or ATX PLL is located at the bottom of the
transmitter channel. Because there is only one ×N_Top and ×N_Bottom line on each side
of the device, using an ATX PLL limits the use of the ×N clock lines to distribute the
transceiver clocks to other transmitter channels in the design.
Transmitter Channel Clocking Configurations
Figure 2–14
Transmitter channels configured in modes other than Basic (PMA Direct) mode use
both the transmitter channel PCS and PMA blocks. As a result, Stratix IV devices
allow placing these transmitter channels only in the four regular channels of a
transceiver block. Stratix IV devices do not allow configuring the CMU channels in
any mode other than Basic (PMA Direct) mode because of the absence of PCS blocks
in the CMU channels.
×1 non-bonded configurations use the ×1 clock lines to distribute only the
high-speed serial transceiver clock synthesized by the CMU0 PLL or CMU1 PLL to the
clock transmitter channels located in the same transceiver block. The low-speed
parallel transceiver clock is generated in the transceiver channels using the local
clock dividers.
×4 bonded configurations use the ×4_GXB clock lines to distribute both the
high-speed serial and low-speed parallel transceiver clocks generated by the
CMU0_Channel to clock the bonded transmitter channels located in the same
transceiver block.
×8 and ×N bonded configurations use the ×N_Top or ×N_Bottom clock lines to
distribute both the high-speed serial and low-speed parallel transceiver clocks
generated by the CMU0 channel block to all bonded transmitter channels located
across transceiver blocks.
Bonded
x4
shows various transmitter channel clocking configurations.
Bonded
Bonded
Transmitter Channel Clocking
x8
Configurations
Basic (PMA Direct)
Non-Bonded
Stratix IV Device Handbook Volume 2: Transceivers
Basic (PMA Direct) xN
Bonded
2–23
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: