DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 918
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 918 of 1154
- Download datasheet (32Mb)
5–72
Table 5–15. EyeQ Interface Register Mapping
Stratix IV Device Handbook Volume 2: Transceivers
0×0
0×1
0×2
0×3
Address
Table 5–15
To control the EyeQ hardware, follow these steps:
1. Read the EyeQ interface register 0×0 (the control and status register) to check the
2. Issue a write to the EyeQ interface register 0×1 (the channel address register) to
3. Issue a write to the EyeQ interface register 0×2 (the eye monitor register address)
4. Issue a write to the EyeQ interface register 0×3 (the data register) to provide the
5. Issue a write to EyeQ interface register 0×0 (the control and status register) to
Control/Status register (EyeQ CSR)
■
■
■
■
■
■
Channel address [15:0]—Specifies the transceiver channel for the desired EyeQ operation. This
must match the logical_channel_address input port.
EyeQ register address [15:0]—Specifies the address EyeQ register to be read from or written to.
The values supported are 0×0 or 0×1.
Data [15:0]—
■
■
busy status. The clear status bit indicates an idle status.
select the desired channel.
to select the desired EyeQ register.
data to be written to the target EyeQ register.
specify read/~write and to issue the start command.
Bit [0]—Start: Writing a 1 to this bit instructs the ALTGX_RECONFIG instance to program the
EyeQ hardware. Writing to this bit automatically clears any error bits.
Bit [1]—Read/Write: Writing a 0 to this bit writes the contents of the data register to one of the
EyeQ registers depending on the address stored in the EyeQ register address register. Writing a
1 reads the contents of the EyeQ register.
Bit [12:2]—11'b00000000000
Bit [13]—Channel address error: This bit is set to 1 if the programmed channel address is
invalid. Writing a 1 to this bit clears the error.
Bit [14]—EyeQ register address error: this bit is set to 1 if the programmed word address is
invalid. Writing a 1 to this bit clears the error.
Bit [15]—Busy status: The value of this bit can be polled to determine if the ALTGX_RECONFIG
read/write request has completed. When this active-high bit is asserted, all registers become
read only until this bit is de-asserted.
For a write operation, the data in this register is written to the EyeQ register selected.
For a read operation, this register contains the contents of the EyeQ register selected. The data
in this register is only valid when the busy status is low. A read operation overwrites the current
contents of this register.
lists the register memory of the 16-bit EyeQ interface registers.
Description
Chapter 5: Dynamic Reconfiguration in Stratix IV Devices
Dynamic Reconfiguration Modes Implementation
February 2011 Altera Corporation
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: