DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 930
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 930 of 1154
- Download datasheet (32Mb)
5–84
Table 5–16. Dynamic Reconfiguration Controller Port List (ALTGX_RECONFIG Instance) (Part 9 of 13)
Stratix IV Device Handbook Volume 2: Transceivers
rx_eqdcgain[2:0] (1),
tx_vodctrl_out[2:0]
tx_preemp_0t_out[4:0]
tx_preemp_1t_out[4:0]
tx_preemp_2t_out[4:0]
rx_eqctrl_out[3:0]
rx_eqdcgain_out[2:0]
Port Name
(2)
Output
Output
Output
Output
Output
Output
Output
Input/
Input
This is an optional equalizer DC gain write control.
The width of this signal is fixed to 3 bits if you enable either the Use
'logical_channel_address' port for Analog controls
reconfiguration option or the Use same control signal for all the
channels option in the Analog controls screen. Otherwise, the
width of this signal is 3 bits per channel.
For more information, refer to
Controls” on page
The following values are the legal settings allowed for this signal:
3’b000 => 0 dB
3’b001 => 3 dB
3’b010 => 6 dB
3’b011 => 9 dB
3’b100 => 12 dB
All other values => N/A
For more information, refer to the “Programmable Equalization and
DC Gain” section of the
Devices
This is an optional transmit V
reads out the value written into the V
of this output signal depends on the number of channels controlled
by the dynamic reconfiguration controller.
This is an optional pre-tap, pre-emphasis read control signal. This
signal reads out the value written by its input control signal. The
width of this output signal depends on the number of channels
controlled by the dynamic reconfiguration controller.
This is an optional first post-tap, pre-emphasis read control signal.
This signal reads out the value written by its input control signal.
The width of this output signal depends on the number of channels
controlled by the dynamic reconfiguration controller.
This is an optional second post-tap pre-emphasis read control
signal. This signal reads out the value written by its input control
signal. The width of this output signal depends on the number of
channels controlled by the dynamic reconfiguration controller.
This is an optional read control signal to read the equalization
setting of the ALTGX instance. The width of this output signal
depends on the number of channels controlled by the dynamic
reconfiguration controller.
This is an optional equalizer DC gain read control signal. This signal
reads out the settings of the ALTGX instance DC gain. The width of
this output signal depends on the number of channels controlled by
the dynamic reconfiguration controller.
chapter.
Chapter 5: Dynamic Reconfiguration in Stratix IV Devices
5–13.
Transceiver Architecture in Stratix IV
Description
OD
Dynamic Reconfiguration Controller Port List
“Dynamically Reconfiguring PMA
read control signal. This signal
OD
February 2011 Altera Corporation
control register. The width
(Note
3),
(4)
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: