DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 898
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 898 of 1154
- Download datasheet (32Mb)
5–52
Stratix IV Device Handbook Volume 2: Transceivers
The PLL logical reference index of additional PLLs outside the transceiver block can
only be 2 or 3.
■
■
For more information about the PLL logical reference index of CMU PLLs within the
same transceiver block, refer to
PLL” on page
ALTGX_RECONFIG MegaWizard Plug-In Manager Setup for Channel Reconfiguration with
Transmitter PLL Select Mode
For more information, refer to the
Manager Setup for Channel and CMU PLL Reconfiguration Mode” on page
Channel Reconfiguration with Transmitter PLL Select Operation
Read transactions are not allowed in this mode.
Figure 5–25
transceiver channel. The .mif write transaction in channel reconfiguration with
transmitter PLL select mode remains the same except for the
reconfig_mode_sel[2:0] value and the difference in the number of .mif words used.
In this example, the transceiver channel is configured in Receiver and Transmitter
configuration. Therefore, the .mif size is 8.
You can optionally choose to trigger write_all once by selecting the continuous write
operation in the ALTGX_RECONFIG MegaWizard Plug-In Manager. The Quartus II
software then continuously writes all the words required for reconfiguration.
When you enable the Use central clock divider to drive the transmitter channels
using ×4/×N lines option for an additional PLL, you can only select between 2 or 3
as the PLL logical reference index.
When you disable the Use central clock divider to drive the transmitter channels
using ×4/×N lines option for an additional PLL, the additional PLL is one of the
CMU PLLs within the same transceiver block. Therefore, the PLL logical reference
index is either 0 or 1.
Selecting the PLL Logical Reference Index for Additional PLLs
shows a .mif write transaction when dynamically reconfiguring a
5–29.
“Selecting the Logical Reference Index of the CMU
“ALTGX_RECONFIG MegaWizard Plug-In
Chapter 5: Dynamic Reconfiguration in Stratix IV Devices
Dynamic Reconfiguration Modes Implementation
February 2011 Altera Corporation
5–46.
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: