DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 636
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 636 of 1154
- Download datasheet (32Mb)
1–192
Figure 1–156. Enabled PCS Functional Blocks in Parallel Loopback
Table 1–69. Enabled PCS Functional Blocks for Parallel Loopback
Stratix IV Device Handbook Volume 2: Transceivers
Configuration
Single-width mode
Double-width mode
FPGA
Fabric
BIST incremental
pattern generator
BIST incremental
Compen-
pattern verifier
sation
FIFO
RX
The parallel loopback mode is available only with a built-in 16-bit incremental pattern
generator and verifier. The channel width is fixed to 16 bits in this mode. Also in this
mode, the incremental pattern 00-FF is looped back to the receiver channel at the PCS
functional block boundary before the PMA and is sent to the tx_dataout port. The
received data is verified by the verifier. This loopback allows you to verify the
complete PCS block. The differential output voltage of the transmitted serial data on
the tx_dataout port is based on the selected V
loopback is shown in
the FPGA logic for verification.
Table 1–69
mode. The last column in
parallel loopback.
The status signals rx_bistdone and rx_bisterr indicate the status of the verifier. The
rx_bistdone port is asserted and stays high when the verifier either receives one full
cycle of incremental pattern or it detects an error in the receiver data. The rx_bisterr
signal is asserted and stays high when the verifier detects an error. You can reset the
incremental pattern generator and verifier by asserting the tx_digitalreset and
rx_digitalreset signals, respectively.
8B/10B Encoder
Compen-
Phase
sation
FIFO
TX
Enabled
Enabled
lists the enabled PCS functional blocks for single-width and double-width
Serializer
Byte
serializer
Byte
De-
Byte Serializer
Figure
Disabled
Enabled
Table 1–69
Encoder
8B/10B
1–156. The incremental data pattern is not available to
Decoder
Receiver Channel PCS
8B/10B
600 Mbps to 3.125 Gbps
Transmitter Channel PCS
lists the supported channel width setting for
Data Rate Range
1 Gbps to 5 Gbps
Chapter 1: Transceiver Architecture in Stratix IV Devices
Aligner
Word
OD
settings. The datapath for parallel
loopback
Parallel
MegaWizard Plug-In Manager
February 2011 Altera Corporation
Supported Channel Width
serializer
Serializer
Transmitter Channel PMA
for Parallel Loopback
Receiver Channel PMA
De-
Setting in the ALTGX
Transceiver Block Architecture
Receiver
CDR
16
16
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: