DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 486
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 486 of 1154
- Download datasheet (32Mb)
1–42
Stratix IV Device Handbook Volume 2: Transceivers
1
1
Programmable Differential On-Chip Termination
The Stratix IV GX and GT receiver buffers support optional differential OCT resistors
of 85, 100, 120, and 150 Ω . To select the desired receiver OCT resistor, make the
assignments shown in
Table 1–18. Stratix IV GX and GT Receiver On-Chip Termination Assignment Settings
The Stratix IV GX and GT receiver OCT resistors have calibration support to
compensate for process, voltage, and temperature variations. For more information
about OCT calibration support, refer to
The Stratix IV GX and GT receiver buffers have on-chip biasing circuitry to establish
the required V
that you can select in the ALTGX MegaWizard Plug-In Manager.
You must select 0.82 V as the receiver buffer V
buffer I/O standards:
■
■
■
■
You must select 1.1 V as the receiver buffer V
I/O standard.
On-chip biasing circuitry is effective only if you select on-chip receiver termination.
If you select external termination, you must implement off-chip biasing circuitry to
establish the V
A high-speed serial link can either be AC-coupled or DC-coupled, depending on the
serial protocol being implemented. Most of the serial protocols require links to be
AC-coupled, but protocols such as Common Electrical I/O (CEI) optionally allow DC
coupling.
Assignment Name
Stratix IV GX Available Values
Stratix IV GT Available Values
1.4-V PCML
1.5-V PCML
2.5-V PCML
LVPECL
Programmable V
Link Coupling for Stratix IV GX Devices
Assign To
CM
CM
at the receiver input. It supports V
at the receiver input buffer.
CM
Table 1–18
Input Termination
OCT 85 Ω , OCT 100 Ω , OCT 120 Ω, OCT 150 Ω , Off
OCT 85 Ω ,OCT 100 Ω , OCT 120 Ω , OCT 150 Ω , Off
in the Quartus II software Assignment Editor.
“Calibration Blocks” on page
rx_datain (Receiver Input Data Pins)
Chapter 1: Transceiver Architecture in Stratix IV Devices
CM
CM
for the LVDS receiver input buffer
for the following receiver input
CM
settings of 0.82 V and 1.1 V
February 2011 Altera Corporation
Transceiver Block Architecture
1–201.
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: