H8S2110B RENESAS [Renesas Technology Corp], H8S2110B Datasheet - Page 333

no-image

H8S2110B

Manufacturer Part Number
H8S2110B
Description
Renesas 16-Bit Single-Chip Microcomputer Renesas H8S Family/H8S/2100 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet
Bit Bit Name
4
ICDRE
Initial Value R/W
0
R
Description
Transmit Data Write Request Flag
Indicates the ICDR (ICDRT) status in transmit mode.
0: Indicates that the data has been already written to ICDR
(ICDRT) or ICDR is initialized.
1: Indicates that data has been transferred from ICDRT to
ICDRS and is being transmitted, or the start condition has
been detected or transmission has been complete, thus
allowing the next data to be written to.
[Setting conditions]
[Clearing conditions]
Note that if the ACKE bit is set to 1 with I
enabling acknowledge bit decision, ICDRE is not set when
data transmission is completed while the acknowledge bit
is 1.
When ICDRE is set due to the condition (2) above, ICDRE
is temporarily cleared to 0 when data is written to ICDR
(ICDRT); however, since data is transferred from ICDRT to
ICDRS immediately, ICDRE is set to 1 again. Do not write
data to ICDR when TRS = 0 because the ICDRE flag value
is invalid during the time.
When the start condition is detected from the bus line
state with I
When data is transferred from ICDRT to ICDRS.
(1) When data transmission completed while ICDRE =
(2) When data is written to ICDR in transmit mode after
When data is written to ICDR (ICDRT).
When the stop condition is detected with I
or serial format.
When 0 is written to the ICE bit.
When the IIC is internally initialized using the CLR3 to
CLR0 bits in DDCSWR.
0 (at the rise of the 9th clock pulse).
data transmission was completed while ICDRE = 1.
2
C bus format or serial format.
Rev. 2.00 Mar 21, 2006 page 295 of 518
Section 13 I
2
C Bus Interface (IIC)
REJ09B0299-0200
2
C bus format thus
2
C bus format

Related parts for H8S2110B