H8S2110B RENESAS [Renesas Technology Corp], H8S2110B Datasheet - Page 370

no-image

H8S2110B

Manufacturer Part Number
H8S2110B
Description
Renesas 16-Bit Single-Chip Microcomputer Renesas H8S Family/H8S/2100 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet
Section 13 I
8. Notes on start condition issuance for retransmission
Note: This restriction on usage can be canceled by setting the FNC1 and FNC0 bits to 11 in
Rev. 2.00 Mar 21, 2006 page 332 of 518
REJ09B0299-0200
Figure 13.30 Flowchart for Start Condition Issuance Instruction for Retransmission and
Figure 13.30 shows the timing of start condition issuance for retransmission, and the timing for
subsequently writing data to ICDR, together with the corresponding flowchart. Write the
transmit data to ICDR after the start condition for retransmission is issued and then the start
condition is actually generated.
IRIC
SDA
SCL
ICXR.
[1] IRIC determination
2
Write transmit data to ICDR
C Bus Interface (IIC)
Clear IRIC in ICSR
Yes
Yes
SCP = 0 (ICSR)
ACK
Set BBSY = 1,
Read SCL pin
Start condition
SCL = Low?
IRIC = 1?
issuance?
IRIC = 1?
[2] Determination of SCL = Low
9
Yes
Yes
No
No
No
No
[3] (Retransmission) Start condition instruction issuance
Other processing
[1]
[2]
[3]
[4]
[5]
Timing
Start condition generation
(retransmission)
[4] IRIC determination
[1] Wait for end of 1-byte transfer
[2] Determine whether SCL is low
[3] Issue start condition instruction for retransmission
[4] Determine whether start condition is generated or not
[5] Set transmit data (slave address + R/W)
Note:* Program so that processing from [3] to [5]
[5] ICDR write (transmit data)
is executed continuously.
bit7

Related parts for H8S2110B