MPC8533EVTARJ Freescale Semiconductor, MPC8533EVTARJ Datasheet - Page 1032

no-image

MPC8533EVTARJ

Manufacturer Part Number
MPC8533EVTARJ
Description
MPU POWERQUICC 783-PBGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MPC8533EVTARJ

Processor Type
MPC85xx PowerQUICC III 32-Bit
Speed
1.067GHz
Voltage
1V
Mounting Type
Surface Mount
Package / Case
783-FCPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8533EVTARJ
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8533EVTARJA
Manufacturer:
FREESCAL
Quantity:
156
Part Number:
MPC8533EVTARJA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
PCI Bus Interface
As a target, the PCI controller terminates a transaction with a target disconnect due to the following:
As a target, the PCI controller responds to a transaction with a retry due to the following:
Target-abort is indicated by asserting PCI_STOP and negating PCI_DEVSEL. This indicates that the
target requires termination of the transaction and does not want the transaction retried. If a transaction is
terminated by target-abort, the received target-abort bit (bit 12) of the initiator’s bus status register and the
signaled target-abort bit (bit 11) of the target’s bus status register are set. Note that any data transferred in
a target-aborted transaction may be corrupt.
For PCI writes to local memory, if an address parity error or data parity error occurs, the PCI controller
aborts the transaction internally, but continues the transaction on the PCI bus.
17-54
It is unable to respond within eight PCI clock cycles (not including the first data phase).
The transaction is attempting to cross a 4-Kbyte boundary.
A single beat of data has been transferred and the inbound ATMU is marked non-prefetchable.
The end of a cache line has been transferred for a cache-wrap mode write transaction. See
Section 17.4.2.3.1, “Memory Space Addressing,”
The
There is no more internal buffer space available for an inbound transaction.
32-clock
MPC8533E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
latency timer has expired, and the first data phase has not begun.
for more information.
Freescale Semiconductor

Related parts for MPC8533EVTARJ