MPC8533EVTARJ Freescale Semiconductor, MPC8533EVTARJ Datasheet - Page 498

no-image

MPC8533EVTARJ

Manufacturer Part Number
MPC8533EVTARJ
Description
MPU POWERQUICC 783-PBGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MPC8533EVTARJ

Processor Type
MPC85xx PowerQUICC III 32-Bit
Speed
1.067GHz
Voltage
1V
Mounting Type
Surface Mount
Package / Case
783-FCPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8533EVTARJ
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8533EVTARJA
Manufacturer:
FREESCAL
Quantity:
156
Part Number:
MPC8533EVTARJA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Security Engine (SEC) 2.1
12.3.3
The descriptor contains seven pointer dwords which define where in memory the SEC should access its
input and output data parcels. The pointer dwords are numbered 0 to 6 as shown in
channel determines how it will use each of the pointer dwords based on the DESC_TYPE and DIR fields
in the header. The channel accesses the first data parcel by starting at a location given by a POINTER
value, and accessing a number of bytes given by a LENGTH or EXTENT value. Subsequent data parcels
may be accessed by starting where a previous data parcel ended, or by starting at a different POINTER.
The LENGTH or EXTENT used with any POINTER may be from the same pointer dword or from a
different pointer dword in the same descriptor. Although the EXTENT field exists in each pointer dword
of the SEC descriptor, only the EXTENTs in pointer dwords 3, 4, and 5 are currently in use.
If the extend address enable field is high (CCR[EAE]; see
concatenated with the POINTER field to form a 36-bit pointer address.
On occasion, a descriptor field may not be applicable to the requested service. With seven pointer dwords,
it is possible that not all these dwords will be required to specify the input and output parameters. (Some
operations, for example, do not require context.) Where a particular dword is not used, all fields should be
set to 0.
Some descriptors involve more than seven parcels of input and output data. In these cases, it is necessary
to use one POINTER field to address a sequence of data parcels.
LENGTH and EXTENT fields normally specify the sizes of data parcels. In some cases, however, the
POINTER field is zero, and the LENGTH and/or EXTENT fields simply specify values to be written to
an EU.
The J bit in each pointer dword is used to enable the scatter/gather feature. If a data parcel to be read or
written by SEC is in one contiguous block of memory locations, then the scatter/gather feature is not
12-20
17–23 EXTENT Extent. A number of bytes in the range 0 to 127. The use of this field depends on the DESC_TYPE and DIR
24–27
28–31
32–63 POINTER Pointer. A memory address.
0–15
Bits
16
0
LENGTH Length. A number of bytes in the range 0 to 65535. The use of this field depends on the DESC_TYPE and
Name
EPTR
J
LENGTH
Descriptor Format: Pointer Dwords
MPC8533E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
DIR fields in the header dword. A value of zero causes the channel to skip this dword.
Jump. Determines whether to jump to a link table whenever the POINTER field in this same lword is used.
0 The POINTER field points to data.
1 The POINTER field points to a link table, and scatter/gather is enabled.
fields in the header dword.
Reserved.
Extended pointer. Concatenated as the top 4 bits of the pointer when CCR[EAE] is set. See
Section 12.5.1.1, “Crypto-Channel Configuration Registers 1–4
15 16 17
J
Table 12-7. Pointer Dword Field Definitions
EXTENT
Figure 12-5. Pointer Dword
23 24 25 26 27 28
EPTR
Description
31 32
Table
12-50), then the four EPTR bits are
(CCCRn).”
POINTER
Figure
Freescale Semiconductor
12-3. The
63

Related parts for MPC8533EVTARJ