HD6432670 Hitachi, HD6432670 Datasheet - Page 165

no-image

HD6432670

Manufacturer Part Number
HD6432670
Description
(HD64F267x Series) 16-Bit Microcomputer
Manufacturer
Hitachi
Datasheet
This LSI has an on-chip bus controller (BSC) that manages the external address space divided into
eight areas.
The bus controller also has a bus arbitration function, and controls the operation of the internal bus
mastership—the CPU, DMA controller (DMAC), EXDMA controller (EXDMAC), and data
transfer controller (DTC).
6.1
Note: The Synchronous DRAM interface is not supported in the H8S/2678 Series.
BSCS202A_010020020400
Manages external address space in area units
Manages the external address space divided into eight areas of 2 Mbytes
Bus specifications can be set independently for each area
Burst ROM, DRAM, or synchronous DRAM* interface can be set
Basic bus interface
Chip select signals ( &6 to &6 ) can be output for areas 0 to 7
8-bit access or 16-bit access can be selected for each area
2-state access or 3-state access can be selected for each area
Program wait states can be inserted for each area
Burst ROM interface
Burst ROM interface can be set independently for areas 0 and 1
DRAM interface
DRAM interface can be set for areas 2 to 5
Synchronous DRAM interface
Continuous synchronous DRAM space can be set for areas 2 to 5
Bus arbitration function
Includes a bus arbiter that arbitrates bus mastership between the CPU, DMAC, and DTC
Features
Section 6 Bus Controller (BSC)
Rev. 2.0, 04/02, page 119 of 906

Related parts for HD6432670