mt9072av2 Zarlink Semiconductor, mt9072av2 Datasheet - Page 27

no-image

mt9072av2

Manufacturer Part Number
mt9072av2
Description
Octal T1/e1/j1 Framer
Manufacturer
Zarlink Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT9072AV2
Manufacturer:
TRIQUINT
Quantity:
56
Part Number:
MT9072AV2
Manufacturer:
ZARLINK
Quantity:
20 000
Pin Description (continued)
LQFP
135
151
131
152
111
112
11
31
51
71
91
12
32
52
72
92
Pin #
LBGA
N15
H13
D15
T10
N16
H14
D16
R1
R7
R2
R8
F1
K3
T9
F2
K4
TxDLC[0]
TxDLC[1]
TxDLC[2]
TxDLC[3]
TxDLC[4]
TxDLC[5]
TxDLC[6]
TxDLC[7]
TxDL[0]
TxDL[1]
TxDL[2]
TxDL[3]
TxDL[4]
TxDL[5]
TxDL[6]
TxDL[7]
Name
Type
O
I
Transmit Data Link. This pin accepts data from an external device for
the Transmit Data Link. Pins TxDL[0-7] are used for Framers[0-7]
respectively.
In T1 mode this pin accepts a 4 kbit/s serial input stream that contains
the ESF FDL (Facility Data Link) bits that are to be embedded in the
transmit data stream. The data is clocked in by the rising edge of the
clock provided at the TxDLC pin. TxDL data does not pass through the
transmit slip buffer.
In E1 mode this pin accepts a 4,8,12,16 or 20 kbit/s, as programmed
by the Datalink Control Register (Address Y08), data stream which
contains the data link national bits (timeslot 0, bits 4-8 of the NFAS
(Non-Frame Alignment Signal) frames) for transmission. The selected
data link national bits are clocked into the framer by the falling edge of
the clock provided at the TxDLC pin.
Transmit Data Link Clock. This pin provides a clock that is used to
clock transmit data link data out of an external device into the TxDL
pin. The TxDLC pin can also be configured as an enable signal. Pins
TxDLC[0-7] are used for Framers[0-7] respectively.
In T1 mode, this pin provides either a 4 kHz clock derived by gating
the 1.544 MHz clock provided to the TxCL pin, or it provides an enable
signal. The TxDLC pin can be configured as a clock or an enable
signal with the DLCK bit (Address Y06). Transmit data link data does
not pass through the transmit slip buffer. See Figure 47.
In E1 mode, this pin provides either a gapped 4,8,12,16 or 20 kHz
clock, as programmed by the Datalink Control Register (Address Y08),
derived by gating the 2.048 MHz clock provided to the TxCL pin, or it
provides an enable signal. The TxDLC pin can be configured as a
clock or an enable signal with the DLCK bit (Address Y08). See Figure
66.
Zarlink Semiconductor Inc.
MT9072
27
Description (see Notes 1 to 7)
Data Sheet

Related parts for mt9072av2