mt9072av2 Zarlink Semiconductor, mt9072av2 Datasheet - Page 33

no-image

mt9072av2

Manufacturer Part Number
mt9072av2
Description
Octal T1/e1/j1 Framer
Manufacturer
Zarlink Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT9072AV2
Manufacturer:
TRIQUINT
Quantity:
56
Part Number:
MT9072AV2
Manufacturer:
ZARLINK
Quantity:
20 000
Pin Description (continued)
LQFP
138
158
118
38
58
78
19
99
Pin #
LBGA
G16
N10
B14
R13
L14
M2
H1
T4
Name
CKi[1]
CKi[2]
CKi[3]
CKi[5]
CKi[6]
CKi[7]
FPi[0]
FPi[4]
Type
I
I
System Clock. In 2.048 Mbit/s ST-BUS mode this pin accepts the
clock that is used to time the transmit side and receive side of the
framer. In IMA mode it accepts the clock that is used to time the
transmit side of the framer only. Pins CKi[0-7] are used to time
Framers[0-7] respectively. The CKi clock rate is determined by control
bits at (Address 900). This pin has no function in 8.192 Mbit/s mode.
In 2.048 Mbit/s ST-BUS mode this pin accepts the ST-BUS type
4.096 MHz clock that is used to time the data appearing at pins DSTi,
CSTi, DSTo and CSTo. See Figure 34.
In T1 IMA mode this pin accepts the 1.544 MHz clock that is used to
time the transmit data appearing at pin DSTi. IMA mode is selected by
setting the IMA bit (Address Y00) to 1. See Figure 40.
In E1 IMA mode this pin accepts the ST-BUS type 4.096 MHz clock
that is used to time the transmit data appearing at pins DSTi. IMA
mode is selected by setting the IMA bit (Address Y00) to 1. In T1/E1
IMA mode the receive data stream is clocked out of pin DSTo by the
clock output by pin RxDLC.
Frame Pulse. This pin accepts a frame pulse that sets the basic frame
boundary for the transmit and receive sides of the framer. The clock
rate is determined by control bits at (Address 900)
In 2.048 Mbit/s mode and in IMA mode, operation is the same as that
described for pins FPi[1-3].
In 8.192 Mbit/s mode this pin accepts an 8.192 Mbit/s ST-BUS type
frame pulse which sets the frame boundary common to four framers.
FPi[0] is used to set the frame boundary for Framers[0-3] and FPi[4] is
used to set the frame boundary for Framers[4-7]. See Figure 36.
8.192 Mbit/s operation is not available in IMA mode.
Zarlink Semiconductor Inc.
MT9072
33
Description (see Notes 1 to 7)
Data Sheet

Related parts for mt9072av2