SCH3112I-NE SMSC [SMSC Corporation], SCH3112I-NE Datasheet - Page 44
SCH3112I-NE
Manufacturer Part Number
SCH3112I-NE
Description
LPC IO with 8042 KBC, Reset Generation, HWM and Multiple Serial Ports
Manufacturer
SMSC [SMSC Corporation]
Datasheet
1.SCH3112I-NE.pdf
(396 pages)
- Current page: 44 of 396
- Download datasheet (6Mb)
Rev 0.2 (09-28-04)
4.7
4.8
0=32KHz clock is connected to the CLKI32 pin (default)
1=32KHz clock is not connected to the CLKI32 pin (pin is grounded).
Bit 0 controls the source of the 32KHz (nominal) clock for the LED blink logic and the “wake on specific
key” logic. When the external 32KHz clock is connected, that will be the source for the fan, LED and
“wake on specific key” logic. When the external 32KHz clock is not connected, an internal 32KHz clock
source will be derived from the 14MHz clock for the LED and “wake on specific key” logic.
The following functions will not work under VTR power (VCC removed) if the external 32KHz clock is
not connected. These functions will work under VCC power even if the external 32 KHz clock is not
connected.
■
■
■
■
■
The maximum VTR current, I
state (i.e., 0V or 3.3V). The total maximum current for the part is the unloaded value PLUS the
maximum current sourced by the pin that is driven by VTR. The super I/O pins that are powered by
VTR are as follows: GP42/nIO_PME, GP60/LED1, GP61/LED2, PWRGD_OUT, and CLKI32. These
pins, if configured as push-pull outputs, will source a minimum of 6mA at 2.4V when driving.
The maximum VCC current, I
state (i.e., 0V or 3.3V).
The maximum Vbat current, I
state (i.e., 0V or 3.3V).
The SCH311X offers support for Power Management Events (PMEs), also referred to as System
Control Interrupt (SCI) events. The terms PME and SCI are used synonymously throughout this
document to refer to the indication of an event to the chipset via the assertion of the nIO_PME output
signal. See the
Super I/O Functions
Power Management Events (PME/SCI)
Wake on specific key
LED blink
Power Recovery Logic
WDT
Front Panel Reset with Input Debounce, Power Supply Gate, and CPU Powergood Signal
Generation
Chapter 15, "PME Support," on page 153
TR
CC
bat
, is given with all outputs open (not loaded), and all inputs in a fixed
, is given with all outputs open (not loaded) and all inputs in a fixed
, is given with all outputs open (not loaded) and all inputs in a fixed
DATASHEET
LPC IO with 8042 KBC, Reset Generation, HWM and Multiple Serial Ports
28
section.
SMSC SCH311X
Datasheet
Related parts for SCH3112I-NE
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
(SCH3112 - SCH3116) LPC IO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
FAST ETHERNET PHYSICAL LAYER DEVICE
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
4-PORT USB2.0 HUB CONTROLLER
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
FDC37C672ENHANCED SUPER I/O CONTROLLER WITH FAST IR
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
COM90C66LJPARCNET Controller/Transceiver with AT Interface and On-Chip RAM
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet: