MC145572PB Freescale Semiconductor, MC145572PB Datasheet - Page 153

no-image

MC145572PB

Manufacturer Part Number
MC145572PB
Description
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC145572PB

Number Of Line Interfaces
1
Control Interface
HDLC
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC145572PB
Manufacturer:
FREESCAL
Quantity:
4 000
Part Number:
MC145572PB
Manufacturer:
MOTOLOLA
Quantity:
885
Part Number:
MC145572PB
Manufacturer:
FREESCALE
Quantity:
896
Part Number:
MC145572PB
Manufacturer:
ST
Quantity:
550
Part Number:
MC145572PB
Manufacturer:
TI
Quantity:
8
Part Number:
MC145572PB
Manufacturer:
FREESCALE
Quantity:
896
Part Number:
MC145572PB
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC145572PB
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
MOTOROLA
Procedure NTISR2()
/*
PURPOSE:
The interrupt service routine NTISR2 checks for Linkup with Super frame Sync or for an
Error Indication. If linkup is achieved, the febe and nebe counters are cleared and the M4
act bit is set to a 1 if a check of the S/T–interface indicates that it is active. If the
Error Indication status bit, NR1(b2), is set to 1, appropriate measures can be taken. A
sample outline of the ANSI complaint eoc message handler is also included. Note that if the
D channel SCP access (BR10(b1) = 1) and IRQ3 (NR4(b3) = 1) are enabled then NR1 must be
checked for the hex code F before any other IRQ3 interrupt is serviced.
*/
BEGIN
END
IF NR3(b3) = 1 THEN
BEGIN
END
IF NR3(b1) = 1 /* Test for M4 channel interrupt */
BEGIN
END
IF NR3(b2) = 1 THEN
BEGIN
END
return();
IF NR1 = F THEN
BEGIN
END
ELSE IF NR1 = A or B AND
initial activation THEN
BEGIN
END
ELSE IF NR1 = 4 THEN
BEGIN
END
IF BR1(b7) = 1 AND
last received BR1(b7) = 0 AND /* dea = 1 from LT */
BR1(b6) = 1 THEN
ELSE
IF R6(B11:B9) = 1 OR 7 THEN
BEGIN
END
ELSE
Freescale Semiconductor, Inc.
For More Information On This Product,
* read/write D channel
* clear D channel interrupt
BR4 <– 00;
BR5 <– 00;
IF S/T interface is
active THEN
Take appropriate measures:
* disable interrupts
* report unsuccessful
handle other M4
status changes here
IF (R6(B8)=1 AND R6(B7:B0) = a defined eoc message THEN
BEGIN
END
ELSE
R6 <– 100;
data from/to OR12
activation attempt
Go to: www.freescale.com
/* Test for activation interrupt */
BR0 <– F7;
NR2(b0) <– 1;
/* Test for eoc interrupt */
R6 <– R6;
* take appropriate
R6 <– 1AA;
actions depending on
message
MC145572
/* Check for D channel interrupt.*/
/* Clear febe counter */
/* Clear nebe counter */
/* Test for error indication */
/* test for act bit 0 to 1 transition and */
/* eoc address not equal to 000 or 111. Send
transparency */
Hold state back to LT */
broadcast, respectively. */
/* Test for successful initial activation */
/* Send M4 act status to LT */
/* Set Customer Enable bit for NT1 data
/* Test for eoc message, address = NT1 or
/* Echo eoc message to LT (Time critical!) */
/* Send Unable to Comply back to LT. */
9–5

Related parts for MC145572PB