MC145572PB Freescale Semiconductor, MC145572PB Datasheet - Page 32

no-image

MC145572PB

Manufacturer Part Number
MC145572PB
Description
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC145572PB

Number Of Line Interfaces
1
Control Interface
HDLC
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC145572PB
Manufacturer:
FREESCAL
Quantity:
4 000
Part Number:
MC145572PB
Manufacturer:
MOTOLOLA
Quantity:
885
Part Number:
MC145572PB
Manufacturer:
FREESCALE
Quantity:
896
Part Number:
MC145572PB
Manufacturer:
ST
Quantity:
550
Part Number:
MC145572PB
Manufacturer:
TI
Quantity:
8
Part Number:
MC145572PB
Manufacturer:
FREESCALE
Quantity:
896
Part Number:
MC145572PB
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC145572PB
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
3–10
BUFXTAL/D4
EYEDATA/DCHCLK/D5/S2
TxBCLK/DCH in /D6/FREF out
D3: Data 3
In Parallel Control Port mode, this pin functions as bit 3 of the data bus.
BUFXTAL: Buffered Crystal Output
BUFXTAL is the buffered square wave output from the 20.48 MHz oscillator. After reset,
this signal is active. This output can be set to a high impedance state by setting OR9(b2)
to a 1. This signal is available in both MCU/SCP and GCI modes of operation.
D4: Data 4
In Parallel Control Port mode, this pin functions as bit 4 of the data bus.
EYEDATA: Eye Pattern Data Output
Eye Pattern Data is a serial data output that provides a digital word once per received
2B1Q baud. This data word represents the recovered 2B1Q received bauds and can be
used to reconstruct a conventional eye pattern on an oscilloscope with the use of a
digital–to–analog converter. Control bit BR15A(b0) must be set to a 1 to enable this pin.
See Appendix D for applications information concerning this feature.
DCHCLK: D Channel Clock
DCHCLK is the D channel port clock output. It is enabled by setting D channel port enable
in Init Group register OR8 (b0).
D5: Data 5
In Parallel Control Port mode, this pin functions as bit 5 of the data bus.
S2: GCI Mode Slot Selection 2
In full GCI mode, this pin is an input for the timeslot selection, S0 – S2. See Table 3–7
for more information.
TxBCLK: Transmit Baud Clock Output
This 80 kHz clock indicates the timing of the transmitted 2B1Q bauds. Control bits
BR14(b0) or BR15A(b0) must be set to logic 1 to enable this signal.
In NT mode operation, this signal is not phase locked to recovered timing.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
Table 3–7. GCI Timeslot Assignment
GCI Timeslot
MC145572
0
1
2
3
4
5
6
7
as Set by S0 – S2
CAUTION
S2
0
0
0
0
1
1
1
1
S1
0
0
1
1
0
0
1
1
S0
0
1
0
1
0
1
0
1
MOTOROLA

Related parts for MC145572PB