cx28250 Mindspeed Technologies, cx28250 Datasheet - Page 116

no-image

cx28250

Manufacturer Part Number
cx28250
Description
Cx28250 Atm Physical Interface Phy Devices
Manufacturer
Mindspeed Technologies
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cx28250-23ES
Manufacturer:
MNDSPEED
Quantity:
5 510
Part Number:
cx28250-23ES
Manufacturer:
JST
Quantity:
5 510
Part Number:
cx28250-26
Manufacturer:
MARVELL
Quantity:
28
Part Number:
cx28250-26
Manufacturer:
MINDSPEED
Quantity:
745
4.0 Registers
4.1 Registers
0x04—CGEN (Cell Generation Control Register)
The CGEN register controls the device’s cell generation functions.
4-18
Bit
7
6
5
4
3
2
1
0
Default
0
1
1
0
0
0
0
0
EnTxCellScr
EnTxCos
DisHEC
InsGFC
InsCLP
Name
InsVPI
InsVCI
InsPT
When written to a logic 1, this bit disables internal generation of the HEC field. When
disabled, the HEC field from the UTOPIA interface remains unchanged in the outgoing
cell. When written to 0, HEC is internally calculated and inserted in the outgoing cell.
When written to a logic 1, this bit enables the Transmitter HEC Coset. When written to
0, the HEC Coset is disabled.
When written to a logic 1, this bit enables the x
generator. When written to 0, the Cell Scrambler is disabled.
When written to a logic 1, this bit inserts a Generic Flow Control (GFC) field in the
outgoing header from the TXHDR registers. When written to 0, the GFC field comes
from the UTOPIA interface.
When written to a logic 1, this bit inserts a Virtual Path Identifier (VPI) field in the
outgoing header from the TXHDR registers. When written to 0, the VPI field comes
from the UTOPIA interface.
When written to a logic 1, this bit inserts a Virtual Channel Identifier (VCI) field in the
outgoing header from the TXHDR registers. When written to 0, the VCI field comes
from the UTOPIA interface.
When written to a logic 1, this bit inserts a Payload Type (PT) field in the outgoing
header from the TXHDR registers. When written to 0, the PT field comes from the
UTOPIA interface.
When written to a logic 1, this bit inserts a Cell Loss Priority (CLP) bit in the outgoing
header from bit 0 in the TXHDR4 register (0x1F). When written to 0, the CLP field
comes from the UTOPIA interface.
Mindspeed Technologies
Description
ATM Physical Interface (PHY) Devices
43
+1 Transmit Cell Scrambler in the cell
28250-DSH-002-C
CX28250

Related parts for cx28250