cx28250 Mindspeed Technologies, cx28250 Datasheet - Page 151

no-image

cx28250

Manufacturer Part Number
cx28250
Description
Cx28250 Atm Physical Interface Phy Devices
Manufacturer
Mindspeed Technologies
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cx28250-23ES
Manufacturer:
MNDSPEED
Quantity:
5 510
Part Number:
cx28250-23ES
Manufacturer:
JST
Quantity:
5 510
Part Number:
cx28250-26
Manufacturer:
MARVELL
Quantity:
28
Part Number:
cx28250-26
Manufacturer:
MINDSPEED
Quantity:
745
CX28250
ATM Physical Interface (PHY) Devices
0x13—TXC2 (Transmit C2 Overhead Control Register)
The TXC2 register controls the C2 byte in the transport overhead. This byte is allocated to identify the
construction and content of the STS-level SPE.
0x48—TXCELL (Transmit Cell Status Register)
The TXCELL register contains status for the cell transmitter and the UTOPIA interface.
28250-DSH-002-C
NOTE(S):
(1)
Bit
Bit
This status shows an event that has occurred since the register was last read.
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
Default
Default
0
0
0
x
x
x
x
x
0
0
0
1
0
0
1
1
DisIdleCell
CellSent
SOCErr
RxOvfl
ParErr
TxOvfl
TxC2[1]
TxC2[2]
TxC2[3]
TxC2[4]
TxC2[5]
TxC2[6]
TxC2[7]
TxC2[8]
Name
Name
(1)
(1)
(1)
(1)
(1)
Transmit value for C2 Overhead Octet—bit 1 (MSB)
Transmit value for C2 Overhead Octet—bit 2
Transmit value for C2 Overhead Octet—bit 3
Transmit value for C2 Overhead Octet—bit 4
Transmit value for C2 Overhead Octet—bit 5
Transmit value for C2 Overhead Octet—bit 6
Transmit value for C2 Overhead Octet—bit 7
Transmit value for C2 Overhead Octet—bit 8 (LSB)
When a logic 1 is read, this bit indicates that a parity error was received on the
transmit UTOPIA input data octet.
When a logic 1 is read, this bit indicates that a Start of Cell Alignment Error was
received on the UTxSOC input pin.
When a logic 1 is read, this bit indicates that a Transmit FIFO Overflow condition
occurred in the transmit UTOPIA FIFO.
When a logic 1 is read, this bit indicates that a Receive FIFO Overflow condition
occurred in the receive UTOPIA FIFO.
When a logic 1 is read, this bit indicates that a non-idle cell was formatted and
transmitted from the UTOPIA interface.
Reserved, set to 0.
Reserved, set to 0.
When set to a logic 1, the CX28250 does not generate idle cells.
Mindspeed Technologies
Description
Description
4.0 Registers
4.1 Registers
4-53

Related parts for cx28250