HD6417320 RENESAS [Renesas Technology Corp], HD6417320 Datasheet - Page 501

no-image

HD6417320

Manufacturer Part Number
HD6417320
Description
Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet
(2)
There are two bus modes: cycle steal mode and burst mode. Select the mode in the TB bits in the
channel control register (CHCR).
(a)
• Normal mode
• Intermittent mode 16 and intermittent mode 64
In cycle-steal normal mode, the bus mastership is given to another bus master after a one-
transfer-unit (byte, word, longword, or 16-byte unit) DMA transfer. When another transfer
request occurs, the bus mastership is obtained from the other bus master and a transfer is
performed for one transfer unit. When that transfer ends, the bus mastership is passed to the
other bus master. This is repeated until the transfer end conditions are satisfied.
In cycle-steal normal mode, transfer areas are not affected regardless of settings of the transfer
request source, transfer source, and transfer destination.
Figure 10.9 shows an example of DMA transfer timing in cycle-steal normal mode. Transfer
conditions shown in the figure are:
 Dual address mode
 DREQ low level detection
In intermittent mode of cycle steal, the DMAC returns the bus mastership to other bus master
whenever a unit of transfer (byte, word, longword, or 16-byte unit) is complete. If the next
transfer request occurs after that, the DMAC gets the bus mastership from other bus master
after waiting for 16 or 64 clocks in Bφ count. The DMAC then transfers data of one unit and
returns the bus mastership to other bus master. These operations are repeated until the transfer
end condition is satisfied. It is thus possible to make lower the ratio of bus occupation by DMA
transfer than cycle-steal normal mode.
When the DMAC gets again the bus mastership, DMA transfer can be postponed in case of
entry updating due to cache miss.
Bus Modes
Cycle-Steal Mode
Bus cycle
DREQ
Figure 10.9
CPU
(Dual Address, DREQ Low Level Detection)
DMA Transfer Example in Cycle-Steal Normal Mode
CPU
CPU
DMAC DMAC
Read/Write
Bus mastership returned to CPU once
Section 10
CPU
Rev. 3.00 Jan. 18, 2008 Page 439 of 1458
Direct Memory Access Controller (DMAC)
DMAC
Read/Write
DMAC
CPU
REJ09B0033-0300

Related parts for HD6417320