HD6417320 RENESAS [Renesas Technology Corp], HD6417320 Datasheet - Page 88

• Manufacturer Part Number: HD6417320
• Description: Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
• Manufacturer: RENESAS [Renesas Technology Corp]

Section 1
Rev. 3.00
REJ09B0033-0300
Classification
Clock
Operating mode
control
System control
Interrupts
Jan. 18, 2008
Overview
Symbol
XTAL
CKIO
MD5 to MD0
RESETP
RESETM
STATUS1,
STATUS0
BREQ
BACK
CA
NMI
IRQ5 to IRQ0
IRL3 to IRL0
Page 26 of 1458
I/O
O
I/O
I
I
I
O
I
O
I
I
I
I
Name
Crystal
System clock
Mode set
Power-on reset When low, the system enters the
Manual reset
Status output
Bus request
Bus request
acknowledge
Chip active
Non-maskable
interrupt
requests 5 to 0
Interrupt
requests 3 to 0
Interrupt
For connection to a crystal
Used as a pin to input external
Low when an external device
High in normal operation, and low
Function
resonator.
clock or output clock.
Sets the operating mode. Do not
change values on these pins
during operation.
MD2 to MD0 set the clock mode,
MD3 and MD4 set the bus width of
area 0 and MD5 sets the endian.
power-on reset state.
When low, the system enters the
manual reset state.
Indicates the operating state.
requests the release of the bus
mastership.
Indicates that the bus mastership
has been released to an external
device. Reception of the BACK
signal informs the device which
has output the BREQ signal that it
has acquired the bus.
in hardware standby mode.
Non-maskable interrupt request
pin. Fix to high level when not in
use.
Maskable interrupt request pins.
Selectable as level input or edge
input. The rising edge or falling
edge is selectable as the detection
edge. The low level or high level is
selectable as the detection level.
Maskable interrupt request pin.
Input a coded interrupt level.