MC9S12G FREESCALE [Freescale Semiconductor, Inc], MC9S12G Datasheet - Page 111

no-image

MC9S12G

Manufacturer Part Number
MC9S12G
Description
Ignores external trigger. Performs one conversion sequence and stops.
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12G128MLH
Manufacturer:
ROHM
Quantity:
1 200
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLL
Manufacturer:
AVAGO
Quantity:
2 300
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G192CLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12GC128GFU2
Quantity:
69
Part Number:
MC9S12GC128MFUE
Manufacturer:
Freescale Semiconductor
Quantity:
135
The operating mode out of reset is determined by the state of the MODC signal during reset (see
Table
mode switching during operation. The state of the MODC signal is latched into this bit on the rising edge
of RESET.
1.10.1.1
This mode is intended for normal device operation. The opcode from the on-chip memory is being
executed after reset (requires the reset vector to be programmed correctly). The processor program is
executed from internal memory.
1.10.1.2
This mode is used for debugging single-chip operation, boot-strapping, or security related operations. The
background debug module BDM is active in this mode. The CPU executes a monitor program located in
an on-chip ROM. BDM firmware waits for additional serial commands through the BKGD pin.
1.10.2
The MC9S12G has two static low-power modes Pseudo Stop and Stop Mode. For a detailed description
refer to S12CPMU section.
1.11
The MCU security mechanism prevents unauthorized access to the Flash memory. Refer to
“Security
1.12
Consult the S12 CPU manual and the S12SINT section for information on exception processing.
1.12.1
Table 1-27. lists all Reset sources and the vector locations. Resets are explained in detail in the
“S12 Clock, Reset and Power Management Unit
Freescale Semiconductor
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.
1-26). The MODC bit in the MODE register shows the current operating mode and provides limited
Security
Resets and Interrupts
(S12XS9SECV2)”,
Low Power Operation
Resets
Normal Single-Chip Mode
Special Single-Chip Mode
Section 7.4.1,
MC9S12G Family Reference Manual, Rev.1.01
Normal single chip
Special single chip
Table 1-26. Chip Modes
Chip Modes
“Security”, and
(S12CPMU)”.
Section 26.5,
MODC
1
0
“Security”.
Device Overview MC9S12G-Family
Chapter 9,
Chapter 10,
111

Related parts for MC9S12G