MC9S12G FREESCALE [Freescale Semiconductor, Inc], MC9S12G Datasheet - Page 543

no-image

MC9S12G

Manufacturer Part Number
MC9S12G
Description
Ignores external trigger. Performs one conversion sequence and stops.
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12G128MLH
Manufacturer:
ROHM
Quantity:
1 200
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLL
Manufacturer:
AVAGO
Quantity:
2 300
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G192CLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12GC128GFU2
Quantity:
69
Part Number:
MC9S12GC128MFUE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Note: Bits related to available channels have functional significance. Writing to unavailable bits has no effect. Read from
The clock source of each PWM channel is determined by PCLKx bits in PWMCLK and PCLKABx bits
in PWMCLKAB (see
0, 1, 4, 5, the selection is shown in
17.3.2.4
This register selects the prescale clock source for clocks A and B independently.
Read: Anytime
Write: Anytime
Freescale Semiconductor
PCLK[7:0]
Reset
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.
Field
7-0
unavailable bits return a zero
W
R
Pulse Width Channel 7-0 Clock Select
0 Clock A or B is the clock source for PWM channel 7-0, as shown in
1 Clock SA or SB is the clock source for PWM channel 7-0, as shown in
PWM Prescale Clock Select Register (PWMPRCLK)
0
0
7
PCKB2–0 and PCKA2–0 register bits can be written anytime. If the clock
pre-scale is changed while a PWM signal is being generated, a truncated or
stretched pulse can occur during the transition.
PCLKAB[2,3,6,7]
PCLKAB[0,1,4,5]
Figure 17-6. PWM Prescale Clock Select Register (PWMPRCLK)
Section 17.3.2.7, “PWM Clock A/B Select Register
PCKB2
Table 17-5. PWM Channel 0, 1, 4, 5 Clock Source Selection
Table 17-6. PWM Channel 2, 3, 6, 7 Clock Source Selection
= Unimplemented or Reserved
0
6
0
0
1
1
0
0
1
1
MC9S12G Family Reference Manual, Rev.1.01
Table 17-4. PWMCLK Field Descriptions
Table
PCKB1
5
0
PCLK[0,1,4,5]
PCLK[2,3,6,7]
17-5; For Channel 2, 3, 6, 7, the selection is shown in
0
1
0
1
0
1
0
1
PCKB0
NOTE
0
4
Description
Clock Source Selection
Clock Source Selection
0
0
3
Clock SA
Clock SB
Clock SB
Clock SA
Clock A
Clock B
Clock B
Clock A
Table 17-5
PCKA2
Pulse-Width Modulator (S12PWM8B8CV2)
Table 17-5
(PWMCLKAB)). For Channel
2
0
and
and
PCKA1
Table
0
Table
1
17-6.
17-6.
Table
PCKA0
0
0
17-6.
543

Related parts for MC9S12G