MC9S12G FREESCALE [Freescale Semiconductor, Inc], MC9S12G Datasheet - Page 513

• Manufacturer Part Number: MC9S12G
• Description: Ignores external trigger. Performs one conversion sequence and stops.
• Manufacturer: FREESCALE [Freescale Semiconductor, Inc]

16.3.3.3
This register keeps the data length field of the CAN frame.
16.3.3.4
This register defines the local priority of the associated message buffer. The local priority is used for the
internal prioritization process of the MSCAN and is defined to be highest for the smallest binary number.
The MSCAN implements the following internal prioritization mechanisms:
Freescale Semiconductor
Module Base + 0x00XC
DLC[3:0]
•
Field
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.
3-0
Reset:
All transmission buffers with a cleared TXEx flag participate in the prioritization immediately
before the SOF (start of frame) is sent.
W
R
Data Length Code Bits — The data length code contains the number of bytes (data byte count) of the respective
message. During the transmission of a remote frame, the data length code is transmitted as programmed while
the number of transmitted data bytes is always 0. The data byte count ranges from 0 to 8 for a data frame.
Table 16-35
Data Length Register (DLR)
Transmit Buffer Priority Register (TBPR)
Figure 16-35. Data Length Register (DLR) — Extended Identifier Mapping
7
x
DLC3
0
0
0
0
0
0
0
0
1
shows the effect of setting the DLC bits.
= Unused; always read “x”
x
6
Table 16-34. DLR Register Field Descriptions
MC9S12G Family Reference Manual, Rev.1.01
DLC2
0
0
0
0
1
1
1
1
0
Table 16-35. Data Length Codes
Data Length Code
5
x
DLC1
x
4
0
0
1
1
0
0
1
1
0
Description
Freescale’s Scalable Controller Area Network (S12MSCANV3)
DLC3
3
x
DLC0
0
1
0
1
0
1
0
1
0
DLC2
2
x
Data Byte
Count
DLC1
0
1
2
3
4
5
6
7
8
1
x
DLC0
0
x
513