MC9S12G FREESCALE [Freescale Semiconductor, Inc], MC9S12G Datasheet - Page 239

no-image

MC9S12G

Manufacturer Part Number
MC9S12G
Description
Ignores external trigger. Performs one conversion sequence and stops.
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12G128MLH
Manufacturer:
ROHM
Quantity:
1 200
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLL
Manufacturer:
AVAGO
Quantity:
2 300
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G192CLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12GC128GFU2
Quantity:
69
Part Number:
MC9S12GC128MFUE
Manufacturer:
Freescale Semiconductor
Quantity:
135
5.3.2.4
Read: Anytime
Write: Anytime
The four index bits of the PPAGE register select a 16K page in the global memory map
selected 16K page is mapped into the paging window ranging from local address 0x8000 to 0xBFFF.
Figure 5-9
CPU has special access to read and write this register directly during execution of CALL and RTC
instructions.
The fixed 16KB page from 0x0000 to 0x3FFF is the page number 0xC. Parts of this page are covered by
Registers, EEPROM and RAM space. See SoC Guide for details.
The fixed 16KB page from 0x4000–0x7FFF is the page number 0xD.
Freescale Semiconductor
Address: 0x0015
PIX[3:0]
Reset
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.
Field
3–0
W
R
illustrates the translation from local to global addresses for accesses to the paging window. The
Program Page Index Bits 3–0 — These page index bits are used to select which of the 256 flash array pages
is to be accessed in the Program Page Window.
Program Page Index Register (PPAGE)
0
0
7
Writes to this register using the special access of the CALL and RTC
instructions will be complete before the end of the instruction execution.
Bit17
0
0
PPAGE Register [3:0]
6
Figure 5-8. Program Page Index Register (PPAGE)
MC9S12G Family Reference Manual, Rev.1.01
Figure 5-9. PPAGE Address Mapping
Table 5-7. PPAGE Field Descriptions
5
0
0
Global Address [17:0]
Bit14
NOTE
0
0
4
Bit13
Description
Address: CPU Local Address
PIX3
1
3
Address [13:0]
or BDM Local Address
S12G Memory Map Controller (S12GMMCV1)
PIX2
2
1
Bit0
PIX1
(Figure
1
1
5-11). The
PIX0
0
0
239

Related parts for MC9S12G