MC9S12G FREESCALE [Freescale Semiconductor, Inc], MC9S12G Datasheet - Page 131

• Manufacturer Part Number: MC9S12G
• Description: Ignores external trigger. Performs one conversion sequence and stops.
• Manufacturer: FREESCALE [Freescale Semiconductor, Inc]

Port Integration Module (S12GPIMV0)
2.3
PIM Routing - Functional description
This section describes the signals available on each pin.
Although trying to enable multiple signals on a shared pin is not a proper use case in most applications,
the resulting pin function will be determined by a predefined priority scheme as defined in 2.2.2 and 2.2.3.
Only enabled signals arbitrate for the pin and the highest priority defines its data direction and output value
if used as output. Signals with programmable routing options are assumed to select the appropriate target
pin to participate in the arbitration.
The priority is represented for each pin with shared signals from highest to lowest in the following format:
SignalA > SignalB > GPO
Here SignalA has priority over SignalB and general-purpose output function (GPO; represented by related
port data register bit). The general-purpose output is always of lowest priority if no other signal is enabled.
Peripheral input signals on shared pins are always connected monitoring the pin level independent of their
use.
MC9S12G Family Reference Manual, Rev.1.01
Freescale Semiconductor
131
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.