MC9S12G FREESCALE [Freescale Semiconductor, Inc], MC9S12G Datasheet - Page 544

no-image

MC9S12G

Manufacturer Part Number
MC9S12G
Description
Ignores external trigger. Performs one conversion sequence and stops.
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12G128MLH
Manufacturer:
ROHM
Quantity:
1 200
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLL
Manufacturer:
AVAGO
Quantity:
2 300
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G192CLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12GC128GFU2
Quantity:
69
Part Number:
MC9S12GC128MFUE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Pulse-Width Modulator (S12PWM8B8CV2)
17.3.2.5
The PWMCAE register contains eight control bits for the selection of center aligned outputs or left aligned
outputs for each PWM channel. If the CAEx bit is set to a one, the corresponding PWM output will be
center aligned. If the CAEx bit is cleared, the corresponding PWM output will be left aligned. See
Section 17.4.2.5, “Left Aligned Outputs”
detailed description of the PWM output modes.
Read: Anytime
Write: Anytime
Note: Bits related to available channels have functional significance. Writing to unavailable bits has no effect. Read from
544
PCKB[2:0]
PCKA[2:0]
s
CAE[7:0]
Reset
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.
Field
Field
6–4
2–0
7–0
unavailable bits return a zero
W
R
CAE7
Prescaler Select for Clock B — Clock B is one of two clock sources which can be used for all channels. These
three bits determine the rate of clock B, as shown in
Prescaler Select for Clock A — Clock A is one of two clock sources which can be used for all channels. These
three bits determine the rate of clock A, as shown in
Center Aligned Output Modes on Channels 7–0
0 Channels 7–0 operate in left aligned output mode.
1 Channels 7–0 operate in center aligned output mode.
PWM Center Align Enable Register (PWMCAE)
0
7
Write these bits only when the corresponding channel is disabled.
Figure 17-7. PWM Center Align Enable Register (PWMCAE)
CAE6
PCKA/B2
0
6
0
0
0
0
1
1
1
1
Table 17-8. Clock A or Clock B Prescaler Selects
Table 17-7. PWMPRCLK Field Descriptions
Table 17-9. PWMCAE Field Descriptions
MC9S12G Family Reference Manual,
CAE5
PCKA/B1
5
0
0
0
1
1
0
0
1
1
and
Section 17.4.2.6, “Center Aligned Outputs”
CAE4
PCKA/B0
NOTE
0
4
0
1
0
1
0
1
0
1
Description
Description
Table
Table
CAE3
17-8.
17-8.
0
3
Value of Clock A/B
Bus clock / 128
Bus clock / 16
Bus clock / 32
Bus clock / 64
Bus clock / 2
Bus clock / 4
Bus clock / 8
Rev.1.01
Bus clock
CAE2
2
0
Freescale Semiconductor
CAE1
0
1
for a more
CAE0
0
0

Related parts for MC9S12G