MC9S12G FREESCALE [Freescale Semiconductor, Inc], MC9S12G Datasheet - Page 638

no-image

MC9S12G

Manufacturer Part Number
MC9S12G
Description
Ignores external trigger. Performs one conversion sequence and stops.
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12G128MLH
Manufacturer:
ROHM
Quantity:
1 200
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLL
Manufacturer:
AVAGO
Quantity:
2 300
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G192CLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12GC128GFU2
Quantity:
69
Part Number:
MC9S12GC128MFUE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Timer Module (TIM16B8CV3)
20.3.2.1
Read: Anytime
Write: Anytime
Note: Bits related to available channels have functional significance. Writing to unavailable bits has no effect. Read from
20.3.2.2
Read: Anytime but will always return 0x0000 (1 state is transient)
Write: Anytime
Note: Bits related to available channels have functional effect. Writing to unavailable bits has no effect. Read from unavailable
638
FOC[7:0]
IOS[7:0]
Reset
Reset
Field
Field
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.
7:0
7:0
unavailable bits return a zero.
bits return a zero.
W
W
R
R
FOC7
IOS7
Input Capture or Output Compare Channel Configuration
0 The corresponding implemented channel acts as an input capture.
1 The corresponding implemented channel acts as an output compare.
Force Output Compare Action for Channel 7:0 — A write to this register with the corresponding data bit(s) set
causes the action which is programmed for output compare “x” to occur immediately. The action taken is the
same as if a successful comparison had just taken place with the TCx register except the interrupt flag does not
get set.
Note: A channel 7 event, which can be a counter overflow when TTOV[7] is set or a successful output compare
Timer Input Capture/Output Compare Select (TIOS)
Timer Compare Force Register (CFORC)
0
0
0
7
7
on channel 7, overrides any channel 6:0 compares. If forced output compare on any channel occurs at the
same time as the successful output compare then forced output compare action will take precedence and
interrupt flag won’t get set.
Figure 20-6. Timer Input Capture/Output Compare Select (TIOS)
FOC6
IOS6
0
0
0
6
6
Figure 20-7. Timer Compare Force Register (CFORC)
MC9S12G Family Reference Manual,
Table 20-3. CFORC Field Descriptions
Table 20-2. TIOS Field Descriptions
FOC5
IOS5
5
0
5
0
0
FOC4
IOS4
0
0
0
4
4
Description
Description
FOC3
IOS3
0
0
0
3
3
Rev.1.01
FOC2
IOS2
2
0
2
0
0
Freescale Semiconductor
FOC1
IOS1
0
0
0
1
1
FOC0
IOS0
0
0
0
0
0

Related parts for MC9S12G