MC9S12G FREESCALE [Freescale Semiconductor, Inc], MC9S12G Datasheet - Page 148

no-image

MC9S12G

Manufacturer Part Number
MC9S12G
Description
Ignores external trigger. Performs one conversion sequence and stops.
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12G128MLH
Manufacturer:
ROHM
Quantity:
1 200
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLL
Manufacturer:
AVAGO
Quantity:
2 300
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G192CLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12GC128GFU2
Quantity:
69
Part Number:
MC9S12GC128MFUE
Manufacturer:
Freescale Semiconductor
Quantity:
135
1
2
3
4
5
6
Port Integration Module (S12GPIMV0)
2.4.2
The following tables show the individual register maps of groups
G3 (Table
148
Port
AD
Available in group
Refer to device memory map to determine related module.
Read always returns logic level on pins.
Routing takes only effect if the PKGCR is set to 20 TSSOP.
Preset by factory.
Routing register only available on G(A)240 and G(A)192 only. Takes only effect if the PKGCR is set to 100 LQFP.
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.
Address
0x027A
0x027B
0x027C
0x027D
0x027E
0x0270
0x0271
0x0272
0x0273
0x0274
0x0275
0x0276
0x0277
0x0278
0x0279
0x027F
Global
2-21).
Register Map
To maintain SW compatibility write data to unimplemented register bits
must be zero.
G1
PT0AD—Port AD Data Register
PT1AD—Port AD Data Register
PTI0AD—Port AD Input Register
PTI1AD—Port AD Input Register
DDR0AD—Port AD Data Direction Register
DDR1AD—Port AD Data Direction Register
Reserved for RVACTL on G(A)240 and G(A)192 only
PRR1—Pin Routing Register 1
PER0AD—Port AD Pull Device Enable Register
PER1AD—Port AD Pull Device Enable Register
PPS0AD—Port AD Polarity Select Register
PPS1AD—Port AD Polarity Select Register
PIE0AD—Port AD Interrupt Enable Register
PIE1AD—Port AD Interrupt Enable Register
PIF0AD—Port AD Interrupt Flag Register
PIF1AD—Port AD Interrupt Flag Register
only. In any other case this address is reserved.
Table 2-18. Block Memory Map (0x0000-0x027F) (continued)
MC9S12G Family Reference Manual,
Register
6
NOTE
Rev.1.01
G1 (Table
Access
R(/W)
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
2-19),
Reset Value
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
3
3
G2 (Table
Freescale Semiconductor
(4.6.2.1/4-222)
2.4.3.49/2-198
2.4.3.50/2-199
2.4.3.51/2-199
2.4.3.54/2-201
2.4.3.53/2-200
2.4.3.54/2-201
2.4.3.56/2-201
2.4.3.57/2-203
2.4.3.58/2-203
2.4.3.59/2-204
2.4.3.60/2-205
2.4.3.61/2-205
2.4.3.62/2-206
2.4.3.63/2-207
2.4.3.64/2-207
Section/Page
2-20) and

Related parts for MC9S12G