MC9S08JM60CLH Freescale, MC9S08JM60CLH Datasheet - Page 39

MC9S08JM60CLH

Manufacturer Part Number
MC9S08JM60CLH
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S08JM60CLH

Cpu Family
HCS08
Device Core Size
8b
Frequency (max)
24MHz
Interface Type
SCI/SPI
Total Internal Ram Size
4KB
# I/os (max)
51
Number Of Timers - General Purpose
8
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
2.7V
On-chip Adc
12-chx12-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
64
Package Type
LQFP
Program Memory Type
Flash
Program Memory Size
60KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08JM60CLH
Manufacturer:
FREESCALE
Quantity:
2 500
Part Number:
MC9S08JM60CLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08JM60CLH
Manufacturer:
FREESCALE
Quantity:
2 500
Part Number:
MC9S08JM60CLH
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S08JM60CLHE
Manufacturer:
AZBIL
Quantity:
1 000
writing to PPDACK, the pins will be controlled by their associated port control registers when the I/O
latches are opened.
3.6.3
When the MCU enters any stop mode, system clocks to the internal peripheral modules are stopped. Even
in the exception case (ENBDM = 1), where clocks to the background debug logic continue to operate,
clocks to the peripheral systems are halted to reduce power consumption. Refer to
Mode,” and
Freescale Semiconductor
On-Chip Peripheral Modules in Stop Modes
Section 3.6.1, “Stop3
1
2
3
4
5
6
CPU
RAM
Flash
Parallel Port Registers
ADC
ACMP
MCG
IIC
RTC
SCI
SPI
TPM
System Voltage Regulator
XOSC
I/O Pins
USB (SIE and Transceiver)
USB 3.3-V Regulator
USB RAM
Requires the asynchronous ADC clock and LVD to be enabled, else in standby.
If ACGBS in ACMPSC is set, LVD must be enabled, else in standby.
IRCLKEN and IREFSTEN set in MCGC1, else in standby.
RTCPS[3:0] in RTCSC does not equal 0 before entering stop, else off.
ERCLKEN and EREFSTEN set in MCGC2, else in standby. For high frequency range
(RANGE in MCGC2 set) requires the LVD to also be enabled in stop3.
USBEN in CTL is set and USBPHYEN in USBCTL0 is set, else off.
Peripheral
Mode,” for specific information on system behavior in stop modes.
MC9S08JM60 Series Data Sheet, Rev. 3
Table 3-2. Stop Mode Behavior
Optionally on
States Held
Standby
Standby
Stop2
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
4
Mode
Optionally On
Optionally On
Optionally On
Optionally On
Optionally On
Optionally on
States Held
Standby
Standby
Standby
Standby
Standby
Standby
Standby
Standby
Standby
Standby
Standby
Stop3
Chapter 3 Modes of Operation
Section 3.6.2, “Stop2
4
1
2
3
5
6
39

Related parts for MC9S08JM60CLH