MC9S08JM60CLH Freescale, MC9S08JM60CLH Datasheet - Page 65

MC9S08JM60CLH

Manufacturer Part Number
MC9S08JM60CLH
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S08JM60CLH

Cpu Family
HCS08
Device Core Size
8b
Frequency (max)
24MHz
Interface Type
SCI/SPI
Total Internal Ram Size
4KB
# I/os (max)
51
Number Of Timers - General Purpose
8
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
2.7V
On-chip Adc
12-chx12-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
64
Package Type
LQFP
Program Memory Type
Flash
Program Memory Size
60KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08JM60CLH
Manufacturer:
FREESCALE
Quantity:
2 500
Part Number:
MC9S08JM60CLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08JM60CLH
Manufacturer:
FREESCALE
Quantity:
2 500
Part Number:
MC9S08JM60CLH
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S08JM60CLHE
Manufacturer:
AZBIL
Quantity:
1 000
Chapter 5
Resets, Interrupts, and System Configuration
5.1
This chapter discusses basic reset and interrupt mechanisms and the various sources of reset and interrupts
in the MC9S08JM60 series. Some interrupt sources from peripheral modules are discussed in greater detail
within other chapters of this data manual. This chapter gathers basic information about all reset and
interrupt sources in one place for easy reference. A few reset and interrupt sources, including the computer
operating properly (COP) watchdog, are not part of on-chip peripheral systems with their own sections but
are part of the system control logic.
5.2
Reset and interrupt features include:
5.3
Resetting the MCU provides a way to start processing from a known set of initial conditions. During reset,
most control and status registers are forced to initial values and the program counter is loaded from the
reset vector (0xFFFE:0xFFFF). On-chip peripheral modules are disabled and I/O pins are initially
configured as general-purpose high-impedance inputs with pullup devices disabled. The I bit in the
condition code register (CCR) is set to block maskable interrupts so the user program has a chance to
initialize the stack pointer (SP) and system control settings. SP is forced to 0x00FF at reset.
The MC9S08JM60 series has seven sources for reset:
Freescale Semiconductor
Multiple sources of reset for flexible system configuration and reliable operation
Reset status register (SRS) to indicate source of most recent reset
Separate interrupt vectors for each module (reduces polling overhead) (see
Power-on reset (POR)
Low-voltage detect (LVD)
Computer operating properly (COP) timer
Illegal opcode detect (ILOP)
Background debug forced reset
External reset pin (RESET)
Clock generator loss of lock and loss of clock reset (LOC)
Introduction
Features
MCU Reset
MC9S08JM60 Series Data Sheet, Rev. 3
Table
5-1)
65

Related parts for MC9S08JM60CLH