MC9S08JM60CLH Freescale, MC9S08JM60CLH Datasheet - Page 55

• Manufacturer Part Number: MC9S08JM60CLH
• Manufacturer: Freescale

Specifications of MC9S08JM60CLH

• Cpu Family: HCS08
• Device Core Size: 8b
• Frequency (max): 24MHz
• Interface Type: SCI/SPI
• Total Internal Ram Size: 4KB
• # I/os (max): 51
• Number Of Timers - General Purpose: 8
• Operating Supply Voltage (typ): 3.3/5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 2.7V
• On-chip Adc: 12-chx12-bit
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 64
• Package Type: LQFP
• Program Memory Type: Flash
• Program Memory Size: 60KB
• Lead Free Status / RoHS Status: Compliant

4.5.5
An access error occurs whenever the command execution protocol is violated.
Any of the following specific actions will cause the access error flag (FACCERR) in FSTAT to be set.
FACCERR must be cleared by writing a 1 to FACCERR in FSTAT before any command can be processed.
Freescale Semiconductor
•
•
•
Writing to a flash address before the internal flash clock frequency has been set by writing to the
FCDIV register
command buffer is empty.)
Writing a second time to a flash address before launching the previous command (There is only
one write to flash for every command.)
Writing to a flash address while FCBEF is not set (A new command cannot be started until the
PROGRAM FLOW
FLASH BURST
Access Errors
Figure 4-3. Flash Burst Program Flowchart
YES
MC9S08JM60 Series Data Sheet, Rev. 3
WRITE COMMAND (0x25) TO FCMD
0
TO BUFFER ADDRESS AND DATA
AND CLEAR FCBEF
NEW BURST COMMAND ?
TO LAUNCH COMMAND
WRITE TO FCDIV
WRITE 1 TO FCBEF
WRITE TO FLASH
CLEAR ERROR
FACCERR ?
FACCERR ?
FPVIO OR
FCBEF ?
FCCF ?
START
DONE
1
1
NO
1
NO
(Note 1)
(Note 2)
YES
0
0
Note 2: Wait at least four bus cycles before
Note 1: Required only once after reset.
ERROR EXIT
checking FCBEF or FCCF.
Chapter 4 Memory
55