MC9S08JM60CLH Freescale, MC9S08JM60CLH Datasheet - Page 90

MC9S08JM60CLH

Manufacturer Part Number
MC9S08JM60CLH
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S08JM60CLH

Cpu Family
HCS08
Device Core Size
8b
Frequency (max)
24MHz
Interface Type
SCI/SPI
Total Internal Ram Size
4KB
# I/os (max)
51
Number Of Timers - General Purpose
8
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
2.7V
On-chip Adc
12-chx12-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
64
Package Type
LQFP
Program Memory Type
Flash
Program Memory Size
60KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08JM60CLH
Manufacturer:
FREESCALE
Quantity:
2 500
Part Number:
MC9S08JM60CLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08JM60CLH
Manufacturer:
FREESCALE
Quantity:
2 500
Part Number:
MC9S08JM60CLH
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S08JM60CLHE
Manufacturer:
AZBIL
Quantity:
1 000
Chapter 6 Parallel Input/Output
6.5.7
Port D parallel I/O function is controlled by the registers listed below.
6.5.8
In addition to the I/O control, port D pins are controlled by the registers listed below.
90
PTDDD[7:0]
PTDD[7:0]
Reset
Reset
Field
Field
7:0
7:0
W
W
R
R
PTDDD7
PTDD7
Port D I/O Registers (PTDD and PTDDD)
Port D Pin Control Registers (PTDPE, PTDSE, PTDDS)
Port D Data Register Bits — For port D pins that are inputs, reads return the logic level on the pin. For port D
pins that are configured as outputs, reads return the last value written to this register.
Writes are latched into all bits of this register. For port D pins that are configured as outputs, the logic level is
driven out the corresponding MCU pin.
Reset forces PTDD to all 0s, but these 0s are not driven out the corresponding pins because reset also configures
all port pins as high-impedance inputs with pullups disabled.
Data Direction for Port D Bits — These read/write bits control the direction of port D pins and what is read for
PTDD reads.
0 Input (output driver disabled) and reads return the pin value.
1 Output driver enabled for port D bit n and PTDD reads return the contents of PTDDn.
0
0
7
7
PTDDD6
PTDD6
0
0
6
6
Table 6-17. PTDDD Register Field Descriptions
Figure 6-18. Data Direction for Port D (PTDDD)
Table 6-16. PTDD Register Field Descriptions
Figure 6-17. Port D Data Register (PTDD)
PTDDD5
MC9S08JM60 Series Data Sheet, Rev. 3
PTDD5
0
0
5
5
PTDDD4
PTDD4
0
0
4
4
Description
Description
PTDDD3
PTDD3
3
0
3
0
PTDDD2
PTDD2
0
0
2
2
PTDDD1
Freescale Semiconductor
PTDD1
0
0
1
1
PTDDD0
PTDD0
0
0
0
0

Related parts for MC9S08JM60CLH