r8a77850anbg Renesas Electronics Corporation., r8a77850anbg Datasheet - Page 94

• Manufacturer Part Number: r8a77850anbg
• Description: Renesas 32-bit Risc Microcomputer Superh? Risc Engine Family
• Manufacturer: Renesas Electronics Corporation.

3. Instruction Set
Table 3.12 Floating-Point Control Instructions
Table 3.13 Floating-Point Graphics Acceleration Instructions
Note:
Rev.1.00 Jan. 10, 2008 Page 64 of 1658
REJ09B0261-0100
Instruction
LDS
LDS
LDS.L @Rm+,FPSCR (Rm) → FPSCR, Rm+4 → Rm 0100mmmm01100110
LDS.L @Rm+,FPUL
STS
STS
STS.L FPSCR,@-Rn
STS.L FPUL,@-Rn
Instruction
FMOV
FMOV
FMOV
FMOV
FMOV
FMOV
FMOV
FMOV
FMOV
FIPR
FTRV
FRCHG
FSCHG
FPCHG
FSRRA FRn
FSCA
Rm,FPSCR
Rm,FPUL
FPSCR,Rn
FPUL,Rn
*
DRm,XDn
XDm,DRn
XDm,XDn
@Rm,XDn
@Rm+,XDn
@(R0,Rm),XDn (R0 + Rm) → XDn
XDm,@Rn
XDm,@-Rn
XDm,@(R0,Rn) XDm → (R0 + Rn)
FVm,FVn
XMTRX,FVn
FPUL,DRn
sqrt(FRn) is the square root of FRn.
Operation
Rm → FPSCR
Rm → FPUL
(Rm) → FPUL, Rm+4 → Rm
FPSCR → Rn
FPUL → Rn
Rn – 4 → Rn, FPSCR → (Rn)
Rn – 4 → Rn, FPUL → (Rn)
Operation
DRm → XDn
XDm → DRn
XDm → XDn
(Rm) → XDn
(Rm) → XDn, Rm + 8 → Rm
XDm → (Rn)
Rn – 8 → Rn, XDm → (Rn)
inner_product (FVm, FVn) →
FR[n+3]
transform_vector (XMTRX,
FVn) → FVn
~FPSCR.FR → FPSCR.FR
~FPSCR.SZ → FPSCR.SZ
~FPSCR.PR → FPSCR.PR
1/sqrt(FRn) → FRn
sin(FPUL) → FRn*
cos(FPUL) → FR[n + 1]
Instruction Code
0100mmmm01101010
0100mmmm01011010
0100mmmm01010110
0000nnnn01101010
0000nnnn01011010
0100nnnn01100010
0100nnnn01010010
Instruction Code
1111nnn1mmm01100
1111nnn0mmm11100
1111nnn1mmm11100
1111nnn1mmmm1000
1111nnn1mmmm1001
1111nnn1mmmm0110
1111nnnnmmm11010
1111nnnnmmm11011
1111nnnnmmm10111
1111nnmm11101101
1111nn0111111101
1111101111111101
1111001111111101
1111011111111101
1111nnnn01111101
1111nnn011111101
Privileged T Bit
—
—
—
—
—
—
—
—
Privileged T Bit
—
—
—
—
—
—
—
—
—
—
—
—
—
⎯
⎯
⎯
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
⎯
⎯
⎯
New
—
—
—
—
—
—
—
—
New
—
—
—
—
—
—
—
—
—
—
—
—
—
New
New
New