DEMO9S12XEP100 Freescale Semiconductor, DEMO9S12XEP100 Datasheet - Page 479

• Manufacturer Part Number: DEMO9S12XEP100
• Description: BOARD DEMO FOR MC9S12XEP100
• Manufacturer: Freescale Semiconductor
• Type: MCUr

Specifications of DEMO9S12XEP100

• Contents: Board, Cables, CD
• Processor To Be Evaluated: MC9S12XEP100
• Data Bus Width: 16 bit
• Interface Type: RS-232
• Silicon Manufacturer: Freescale
• Core Architecture: S12
• Core Sub-architecture: S12
• Silicon Core Number: MC9S12
• Silicon Family Name: S12XE
• Rohs Compliant: Yes
• For Use With/related Products: MC9S12XEP100
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Read: Anytime
Write: Anytime
11.3.2.6
This register controls S12XECRG clock selection. Refer
each bit.
Read: Anytime
Write: Refer to each bit for individual write conditions
Freescale Semiconductor
Module Base + 0x0005
Because of an order from the United States International Trade Commission, BGA-packaged product lines and partnumbers
LOCKIE
SCMIE
Reset
indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010
Field
RTIE
7
4
1
W
R
PLLSEL
Real Time Interrupt Enable Bit
0 Interrupt requests from RTI are disabled.
1 Interrupt will be requested whenever RTIF is set.
Lock Interrupt Enable Bit
0 LOCK interrupt requests are disabled.
1 Interrupt will be requested whenever LOCKIF is set.
Self Clock Mode Interrupt Enable Bit
0 SCM interrupt requests are disabled.
1 Interrupt will be requested whenever SCMIF is set.
S12XECRG Clock Select Register (CLKSEL)
0
7
= Unimplemented or Reserved
PSTP
Figure 11-8. S12XECRG Clock Select Register (CLKSEL)
0
6
MC9S12XE-Family Reference Manual Rev. 1.23
Table 11-5. CRGINT Field Descriptions
XCLKS
5
0
0
0
4
Description
Chapter 11 S12XE Clocks and Reset Generator (S12XECRGV1)
toFigure 11-16
PLLWAI
0
3
for more details on the effect of
2
0
0
RTIWAI
0
1
COPWAI
0
0
479