MPC8533EVTAQGA Freescale Semiconductor, MPC8533EVTAQGA Datasheet - Page 79

• Manufacturer Part Number: MPC8533EVTAQGA
• Description: MPU POWERQUICC 783-PBGA
• Manufacturer: Freescale Semiconductor

Specifications of MPC8533EVTAQGA

• Processor Type: MPC85xx PowerQUICC III 32-Bit
• Speed: 1.0GHz
• Voltage: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Package / Case: 783-BBGA, FCBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -

Table
Number
15-107
15-108
15-109
15-110
15-111
15-112
15-113
15-114
15-115
15-116
15-117
15-118
15-119
15-120
15-121
15-122
15-123
15-124
15-125
15-126
15-127
15-128
15-129
15-130
15-131
15-132
15-133
15-134
15-135
15-136
15-137
15-138
15-139
15-140
15-141
15-142
15-143
15-144
15-145
15-146
15-147
Freescale Semiconductor
ATTRELI Field Descriptions ............................................................................................ 15-112
RQPRM Field Descriptions .............................................................................................. 15-113
RFBPTR0–RFBPTR7 Field Descriptions ......................................................................... 15-114
TBI MII Register Set......................................................................................................... 15-115
CR Field Descriptions ....................................................................................................... 15-116
SR Descriptions................................................................................................................. 15-117
ANA Field Descriptions.................................................................................................... 15-118
PAUSE Priority Resolution............................................................................................... 15-119
ANLPBPA Field Descriptions .......................................................................................... 15-120
ANEX Field Descriptions ................................................................................................. 15-122
ANNPT Field Descriptions ............................................................................................... 15-122
ANLPANP Field Descriptions .......................................................................................... 15-123
EXST Field Descriptions .................................................................................................. 15-124
JD Field Descriptions........................................................................................................ 15-125
TBICON Field Descriptions ............................................................................................. 15-126
GMII, MII, and RMII Signals Multiplexing ..................................................................... 15-133
RGMII, TBI, and RTBI Signals Multiplexing .................................................................. 15-134
RGMII and RTBI Signals Multiplexing............................................................................ 15-135
RGMII Signals Multiplexing ............................................................................................ 15-136
Shared Signals................................................................................................................... 15-137
Signal Encoding for GMII-Style 8-Bit FIFO .................................................................... 15-140
Signal Encoding for Encoded 8-Bit FIFO......................................................................... 15-140
Steps for Minimum Register Initialization........................................................................ 15-141
Custom Preamble Field Descriptions................................................................................ 15-146
Received Preamble Field Descriptions ............................................................................. 15-147
Flow Control Frame Structure .......................................................................................... 15-151
Non-Error Transmit Interrupts .......................................................................................... 15-153
Non-Error Receive Interrupts............................................................................................ 15-153
Interrupt Coalescing Timing Threshold Ranges ............................................................... 15-154
Transmission Errors .......................................................................................................... 15-155
Reception Errors ............................................................................................................... 15-156
Tx Frame Control Block Descriptions .............................................................................. 15-159
Rx Frame Control Block Descriptions.............................................................................. 15-161
Special Filer Rules ............................................................................................................ 15-165
Receive Queue Filer Interrupt Events ............................................................................... 15-165
Filer Table Example—802.1p Priority Filing ................................................................... 15-166
Filer Table Example—IP Diff-Serv Code Points Filing ................................................... 15-167
Filer Table Example—TCP and UDP Port Filing............................................................. 15-167
Transmit Data Buffer Descriptor (TxBD) Field Descriptions .......................................... 15-176
Receive Buffer Descriptor Field Descriptions .................................................................. 15-179
Port Mode Combinations Supported by eTSECs............................................................. 15-138
MPC8533E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Tables
Title
Number
Page
lxxix