HD64F38024DV Renesas Electronics America, HD64F38024DV Datasheet - Page 18

• Manufacturer Part Number: HD64F38024DV
• Description: IC H8/SLP MCU FLASH 80QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8/300L SLPr

Specifications of HD64F38024DV

• Core Processor: H8/300L
• Core Size: 8-Bit
• Speed: 10MHz
• Connectivity: SCI
• Peripherals: LCD, PWM, WDT
• Number Of I /o: 51
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 80-QFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

10.3 Operation............................................................................................................................ 358
10.4 Interrupts ............................................................................................................................ 379
10.5 Application Notes .............................................................................................................. 380
Section 11 10-Bit PWM ....................................................................................385
11.1 Overview............................................................................................................................ 385
11.2 Register Descriptions ......................................................................................................... 388
11.3 Operation............................................................................................................................ 392
Section 12 A/D Converter .................................................................................395
12.1 Overview............................................................................................................................ 395
12.2 Register Descriptions ......................................................................................................... 398
12.3 Operation............................................................................................................................ 402
Rev. 8.00 Mar. 09, 2010 Page xvi of xx
REJ09B0042-0800
10.2.5 Serial Mode Register (SMR)................................................................................. 339
10.2.6 Serial Control Register 3 (SCR3).......................................................................... 342
10.2.7 Serial Status Register (SSR) ................................................................................. 346
10.2.8 Bit Rate Register (BRR) ....................................................................................... 350
10.2.9 Clock stop register 1 (CKSTPR1)......................................................................... 356
10.2.10 Serial Port Control Register (SPCR)..................................................................... 356
10.3.1 Overview............................................................................................................... 358
10.3.2 Operation in Asynchronous Mode ........................................................................ 362
10.3.3 Operation in Synchronous Mode .......................................................................... 371
11.1.1 Features................................................................................................................. 385
11.1.2 Block Diagram ...................................................................................................... 386
11.1.3 Pin Configuration.................................................................................................. 387
11.1.4 Register Configuration.......................................................................................... 388
11.2.1 PWM Control Register (PWCRm)........................................................................ 388
11.2.2 PWM Data Registers U and L (PWDRUm, PWDRLm)....................................... 390
11.2.3 Clock Stop Register 2 (CKSTPR2)....................................................................... 391
11.3.1 Operation .............................................................................................................. 392
11.3.2 PWM Operation Modes ........................................................................................ 393
12.1.1 Features................................................................................................................. 395
12.1.2 Block Diagram ...................................................................................................... 396
12.1.3 Pin Configuration.................................................................................................. 397
12.1.4 Register Configuration.......................................................................................... 397
12.2.1 A/D Result Registers (ADRRH, ADRRL)............................................................ 398
12.2.2 A/D Mode Register (AMR) .................................................................................. 398
12.2.3 A/D Start Register (ADSR)................................................................................... 400
12.2.4 Clock Stop Register 1 (CKSTPR1)....................................................................... 401
12.3.1 A/D Conversion Operation ................................................................................... 402