tdat04622 ETC-unknow, tdat04622 Datasheet - Page 201

no-image

tdat04622

Manufacturer Part Number
tdat04622
Description
Tdat Sonet/sdh 155/622/2488 Mbits/s Data Interfaces
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tdat046223BLL1
Quantity:
92
Part Number:
tdat046223BLL1
Quantity:
46
Data Sheet
May 2001
Agere Systems Inc.
Register Descriptions
OHP Registers
Table 79. Registers 0x0422—0x042D: Receive Control (R/W)
Reset default of registers = 0x0000.
0422, 0424,
0426, 0428
Address
(Hex)
15—14
Bit #
13
12
11
10
(continued)
J0MONMODE[A—D][1:0]
M1B7IGNORE[A—D]
OOF_AISINH[A—D]
LOF_AISINH[A—D]
LAISINS[A—D]
(continued)
Name
J0 Monitoring Mode. The four modes are,
00 = The OHP will latch the value of the J0 byte
every frame for a total of 16 bytes. The OHP will
compare the incoming J0 byte with the next
expected value (the expected value is obtained
by cycling through the previously stored 16
received bytes in round-robin fashion) and set
the event bit if different.
01 = This is the SONET framing mode. The
hardware looks for 0x0D followed by 0x0A to
indicate that the next byte is the first byte of the
path trace message. The J0 byte is continu-
ously written into J0DMON with the first byte
residing at the first address. If any received byte
does not match the previously received byte for
its location, then the event bit is set.
10 = This is the SDH framing mode. The hard-
ware looks for the byte with the MSB set to 1,
which indicates that the next byte is the second
byte of the message. The rest of the operation
is the same as the SONET framing mode.
11 = A new J0 byte J0DMON[0][7:0] will be
detected after CNTDJ0Z0[3:0] consecutive con-
sistent occurrences of a new pattern in the J0
overhead byte. Any changes to this byte are
reported to J0MISE and J0MISM. These event
bits will act as delta bits indicating a change of
state for the J0DMON[0][7:0].
Bit 7 of M1 Byte Ignore. Bit 7 of M1 byte will
be ignored if M1B7IGNORE is set to 1 for that
channel. Only M1B7IGNORE[A] is valid for
STS-48/STM-16.
AIS Software Insertion. Active-high for AIS
insertion. In STS-48/STM-16 mode, only LAI-
SINS[A] is valid.
Loss-of-Frame AIS Inhibit. When set to logic
1, the AIS insertion will be inhibited in case of
loss-of-frame.
Out-of-Frame AIS Inhibit. When set to logic 1,
the AIS insertion will be inhibited in case of out-
of-frame.
155/622/2488 Mbits/s Data Interface
Function
TDAT042G5 SONET/SDH
Default
Reset
00
0
0
0
0
173

Related parts for tdat04622