tdat04622 ETC-unknow, tdat04622 Datasheet - Page 55

• Manufacturer Part Number: tdat04622
• Description: Tdat Sonet/sdh 155/622/2488 Mbits/s Data Interfaces
• Manufacturer: ETC-unknow

Data Sheet
May 2001
Agere Systems Inc.
Pin Information
Table 4. Pin Descriptions—TOH Interface Signals
* I
u
AM6
AM5
AN7
AN5
AH5
AK3
AK5
AP6
AK4
AK2
AL7
AL6
AL4
AL2
AL3
AJ2
AJ5
AJ4
AJ3
Pin
= I
d
= 50 kΩ, where I
RxTOHCK[D]
RxTOHCK[C]
RxTOHCK[B]
RxTOHCK[A]
RxTOHF[D]
RxTOHF[C]
TxTOHD[D]
TxTOHD[C]
RxTOHF[B]
RxTOHF[A]
TxTOHD[B]
TxTOHD[A]
RxTOHD[D]
RxTOHD[C]
RxTOHD[B]
RxTOHD[A]
TxTOHCK
TxTOHF
Symbol
RxREF
u
= internal pull-up resistance and I
(continued)
(5 V tolerant)
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
Type
I/O*
O
O
O
O
O
O
I
u
Receive Line Frame. This output provides the receive 8 kHz
frame reference for external timing needs. RxREF is derived from
one of the received line clocks (user-selectable). It is a 50% duty
cycle clock when TDAT042G5 is in frame. This signal may be
used to implement line timing on a SONET ring. When not provi-
sioned, this signal must not be used. RxREF is valid only when
the SONET framer is in frame. Upon LOC or LOF, RxREF is
present but is free running. Because jitter may be present on this
signal when the device goes into and out of an LOC or LOF state,
it should not be used as a reference for TxFSYNCP/N.
Receive TOH Interface Clock. This clock is nominally a
5.184 MHz (STS-3/STM-1) or 20.736 MHz (STS-12/STM-4,
STS-48/STM-16) clock which provides timing for circuitry that
receives and externally processes the receive transport overhead
bytes. The duty cycle of the clock is not 50% (see Figure 49 and
Figure 50, page 272). In STS-48/STM-16 mode, all four of these
clocks are active.
Receive TOH Interface Data. This 5.184 Mbits/s or
20.736 Mbits/s signal contains all the receive transport overhead
bytes (A1, A2, J0/Z0, B1, E1, F1, D1—D3, H1—H3, K1, K2,
D4—D12, S1/Z1, M0, and E2) for all 3/12/48 STS-1s. This signal
can be used by external circuitry to process the TOH bytes.
RxTOHD is updated on the falling edge of RxTOHCK. In STS-48/
STM-16 mode, RxTOHD[A] contains all currently defined TOH
bits except for M1, which is located in RxTOHD[C].
Receive TOH Interface Frame. This 8 kHz framing signal is used
to locate the individual receive transport overhead bits in the
RxTOHD bit stream. RxTOHF is only high while bit 1 (MSB) of the
first framing byte (A1 during parity time in first byte) is present on
the RxTOHD output. RxTOHF is updated on the falling edge of
RxTOHCK.
Transmit TOH Interface Clock. This clock is nominally a
5.184 MHz (STS-3/STM-1), 20.736 MHz (STS-12/STM-4,
STS-48/STM-16) clock which provides timing for circuitry that
externally generates and transmits the transmit transport over-
head bytes for inclusion in the transmit data stream. The duty
cycle of the clock is not 50% (see Figure 48, pag e271).
Transmit TOH Interface Data. This 5.184 Mbits/s or
20.736 Mbits/s signal contains all the transmit transport overhead
bytes (A1, A2, J0/Z0, B1, E1, F1, D1—D3, H1—H3, K1, K2,
D4—D12, S1/Z1, M0, and E2) for all 3/12/48 STS-1s. This signal
is generated by external circuitry for custom TOH byte definitions.
TxTOHD is sampled on the rising edge of TxTOHCK.
Transmit TOH Interface Frame. This 8 kHz framing signal is
used to align the individual transmit transport overhead bits in the
TxTOHD bit stream. TxTOHF is only high while bit 1 (MSB) of the
first framing byte (A1 during parity time in first byte) is expected
on the TxTOHD input. TxTOHF is updated on the falling edge of
TxTOHCK.
d
= internal pull-down resistance.
Name/Description
155/622/2488 Mbits/s Data Interface
TDAT042G5 SONET/SDH
27