tdat04622 ETC-unknow, tdat04622 Datasheet - Page 220

no-image

tdat04622

Manufacturer Part Number
tdat04622
Description
Tdat Sonet/sdh 155/622/2488 Mbits/s Data Interfaces
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tdat046223BLL1
Quantity:
92
Part Number:
tdat046223BLL1
Quantity:
46
TDAT042G5 SONET/SDH
155/622/2488 Mbits/s Data Interface
Register Descriptions
PT Registers
This section gives a brief description of each register bit and its functionality. All algorithms are described in the
main text of the document. The abbreviations after each register indicate if the register is read only (RO), read/write
(R/W), write only (WO), or clear-on-read or clear-on-write (COR/W).
0x indicates a hexadecimal value in the Reset Default column. Otherwise, the entry is binary. This is true for every
register table in the document.
Table 95. Register 0x0800: PT Macrocell Version Number (RO)
Reset default of register = 0x0000.
Table 96. Register 0x0801: PT Interrupt (RO)
Reset default of register = 0x0000.
Table 97. Registers 0x0802, 0x080F, 0x081C, 0x0829 and 0x0803, 0x0810, 0x081D, 0x082A: PT Delta/Event
Reset default of registers = 0x0000.
192
0802, 080F,
081C, 0829
Address
Address
Address
(Hex)
(Hex)
(Hex)
0800
0801
Parameters (COR/W)
14—12
15—8
15—4
11—0
Bit #
Bit #
Bit #
7—0
15
3
2
1
0
RJ1DMONMIS[A—D]E
RPIHD[A—D][1—12]
PT_VERSION[7:0]
(continued)
PT_INT[D]
PT_INT[C]
PT_INT[B]
PT_INT[A]
Name
Name
Name
Reserved. These bits must be written to their
reset default value (0x00).
Macrocell Version Number. The version of the
macrocell will increment each time a change
occurs to the macrocell functionality.
Reserved. These bits must be written to their
reset default value (0x000).
Interrupt. Active-high interrupt bit on a per-port
basis. These bits are the ORing of all event and
delta bits associated with a particular port. An
event or delta bit contribution can be inhibited
from contributing to the interrupt by setting the
appropriate mask bit.
Receive J1 Data Monitor Mismatch. Event bit
indicates a mismatch has occurred between the
expected J1 value and the received value.
Reserved. These bits must be written to their
reset default value (000).
Receive Pointer Interpretation Hardware
Delta. Delta bits indicate a change of the
associated state bit.
Function
Function
Function
Agere Systems Inc.
Data Sheet
May 2001
Default
Default
Default
Reset
Reset
0x000
Reset
0x000
0x00
0x00
0x0
000
0

Related parts for tdat04622