tdat04622 ETC-unknow, tdat04622 Datasheet - Page 203
tdat04622
Manufacturer Part Number
tdat04622
Description
Tdat Sonet/sdh 155/622/2488 Mbits/s Data Interfaces
Manufacturer
ETC-unknow
Datasheet
1.TDAT04622.pdf
(310 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 203 of 310
- Download datasheet (3Mb)
Data Sheet
May 2001
Agere Systems Inc.
Register Descriptions
OHP Registers
Table 79. Registers 0x0422—0x042D: Receive Control (R/W) (continued)
Reset default of registers = 0x0000.
0423, 0425,
0427, 0429
Address
(Hex)
042A
14—13
15—14
12—0
12—4
Bit #
15
13
3
2
1
0
(continued)
LOSDETCNT[A—D][12:0] Loss-of-Signal Detection Count. Set the
M1BITBLKCNT[A—D]
RTOAC_OEPINS[A]
RTOACSINH[A]
RTOACCINH[A]
RTOACDINH[A]
(continued)
RREFSEL[1:0]
RREF_EN
Name
—
—
M1 Error Count in Bit or Block. When set to
0, M1 check logic will count bit errors. When set
to 1, block errors are counted. Only
M1BITBLKCNT[C] is valid for STS-48/STM-16.
Reserved. These bits must be written to their
reset default value (00).
number of consecutive all-zeros/-ones pattern
detected to declare receive LOS state for each
channel. The time scale is in steps of 8 (for
STS-3/STM-1 and STS-12/STM-4) or 32
(STS-48/STM-16) bits at a time. Only
LOSDETCNT[A][12:0] is valid for STS-48/
STM-16.
Receive Reference Sync Select. Select refer-
ence output from channel A (00), B (01), C (10),
and D (11).
Receive Reference Sync Enable. When set to
0, the receive 8 kHz (50% duty cycle) sync out-
put, RxREF (pin AK3), is placed in the high-
impedance state.
Reserved. These bits must be written to their
reset default value (000000000).
Receive TOAC Frame (Sync) Inhibit Channel
A. When set to 1, the TOAC sync output,
RxTOHF (pin AK4), is placed in the high-imped-
ance state.
Receive TOAC Clock Inhibit Channel A.
When set to 1, the TOAC clock output,
RxTOHCK (pin AK5), is placed in the high-
impedance state.
Receive TOAC Data Inhibit Channel A. When
set to 1, the TOAC data output, RxTOHD (pin
AL2), is placed in the high-impedance state.
Receive TOAC Odd or Even Parity Insert
Channel A. When set to 1, the output TOAC
parity bit is even. When set to 0, the parity is
odd.
155/622/2488 Mbits/s Data Interface
Function
TDAT042G5 SONET/SDH
Default
Reset
00000
0000
0000
0000
0000
00
00
0
0
0
0
0
0
0
175
Related parts for tdat04622
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
ETC-unknow
Datasheet:
Part Number:
Description:
Manufacturer:
ETC-unknow
Datasheet: