tdat04622 ETC-unknow, tdat04622 Datasheet - Page 208

no-image

tdat04622

Manufacturer Part Number
tdat04622
Description
Tdat Sonet/sdh 155/622/2488 Mbits/s Data Interfaces
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tdat046223BLL1
Quantity:
92
Part Number:
tdat046223BLL1
Quantity:
46
TDAT042G5 SONET/SDH
155/622/2488 Mbits/s Data Interface
Register Descriptions
OHP Registers
Table 81. Registers 0x042F, 0x0431, 0x0433, 0x0435: Transmit Control (R/W)
Reset default of registers = 0x0000.
180
042F, 0431,
0433, 0435
Address
(Hex)
15—11
Bit #
10
9
8
7
6
5
4
3
2
1
0
(continued)
TA1A2ERRINS[A—D][4:0] Number of Consecutive Frames with A2
TIMER_LRDIINH[A—D]
TOOF_LRDIINH[A—D]
TLOC_LRDIINH[A—D]
TLOF_LRDIINH[A—D]
TLOS_LRDIINH[A—D]
TLAISMON_LRDIINH
TOH_BYPASS[A—D]
TSF_LRDIINH[A—D]
TB1ERRINS[A—D]
TB2ERRINS[A—D]
(continued)
SCRINH[A—D]
[A—D]
Name
Error Insertion. These bits specify the number
of consecutive frames to be inserted with a
frame error of the first A2 byte.
Transmit Overhead Bypass. Control bit, when
set to 1, causes the frame from PT pass
through untouched. In STS-48/STM-16 mode,
all 4 bits need to be set to same value.
Scramble Inhibit. When set to high, the scram-
bling is inhibited. In STS-48/STM-16 mode, all
4 bits need to be set to same value.
Transmit B1 Error Insertion. When set to
high, the B1 output will be inverted. For
STS-48/STM-16, only TB1ERRINS[A] is valid.
Transmit B2 Error Insertion. When set to
high, all B2 bytes in that channel will be
inverted. All 4 bits are valid in STS-48/STM-16
mode.
Transmit 20-Frame Line RDI Inhibit. Control
bit, when set to logic high, inhibits the require-
ment of minimum 20 frame RDI insertion.
Transmit Signal Fail Line RDI Inhibit. Active-
high.
Transmit Line-AIS-Monitored Line RDI
Inhibit. Active-high.
Transmit Loss-of-Frame Line RDI Inhibit.
Active-high.
Transmit Out-of-Frame Line RDI Inhibit.
Active-high.
Transmit Loss-of-Signal Line RDI Inhibit.
Active-high.
Transmit Loss-of-Clock Line RDI Inhibit.
Control bit, when set to a logic 1, causes the
associated failure not to contribute to the auto-
matic insertion of RDI-L; otherwise, the associ-
ated alarm contributes to the generation of
RDI-L.
Function
Agere Systems Inc.
Data Sheet
May 2001
Default
Reset
0x00
0
0
0
0
0
0
0
0
0
0
0

Related parts for tdat04622