SAM9XE512 Atmel Corporation, SAM9XE512 Datasheet - Page 122

• Manufacturer Part Number: SAM9XE512
• Manufacturer: Atmel Corporation

Specifications of SAM9XE512

• Flash (kbytes): 512 Kbytes
• Pin Count: 217
• Max. Operating Frequency: 180 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 96
• Ext Interrupts: 96
• Usb Transceiver: 3
• Usb Speed: Full Speed
• Usb Interface: Host, Device
• Spi: 2
• Twi (i2c): 2
• Uart: 6
• Ssc: 1
• Ethernet: 1
• Sd / Emmc: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: Yes
• Adc Channels: 4
• Adc Resolution (bits): 10
• Adc Speed (ksps): 312
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 32
• Self Program Memory: NO
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 1.65 to 1.95
• Fpu: No
• Mpu / Mmu: No / Yes
• Timers: 6
• Output Compare Channels: 6
• Input Capture Channels: 6
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

ARM9E-S Coprocessor Interface
6-6
If a coprocessor instruction busy-waits, PASS is asserted on every cycle until the
coprocessor instruction is executed. If an interrupt occurs during busy-waiting, PASS is
driven LOW, and the coprocessor stops execution of the coprocessor instruction.
A further output, LATECANCEL, cancels a coprocessor instruction when the
instruction preceding it caused a Data Abort, or a previous instruction caused a
watchpoint. LATECANCEL can be asserted even if there is no coprocessor instruction
being executed. For coprocessor instructions, LATECANCEL is valid on the rising
edge of CLK on the cycle that follows the first Execute cycle of the coprocessor
instruction. See CDP on page 6-14 for an example of LATECANCEL behavior.
On the rising edge of the clock, the ARM9E-S processor core examines the coprocessor
handshake signals CHSD[1:0] or CHSE[1:0]:
•
•
The handshake signals encode one of four states:
ABSENT
WAIT
GO
If a new instruction is entering the Execute stage in the next cycle, the core
examines CHSD[1:0].
If the currently executing coprocessor instruction requires another Execute cycle,
the core examines CHSE[1:0].
Copyright © 2000 ARM Limited. All rights reserved.
If there is no coprocessor attached that can execute the coprocessor
instruction, the handshake signals indicate the ABSENT state. In this
case, the ARM9E-S processor core takes the undefined instruction trap.
If there is a coprocessor attached that can handle the instruction, but not
immediately, the coprocessor handshake signals are driven to indicate
that the ARM9E-S processor core must stall until the coprocessor can
catch up. This is known as the busy-wait condition. In this case, the
ARM9E-S processor core loops in an idle state waiting for CHSE[1:0]
to be driven to another state, or for an interrupt to occur.
If CHSE[1:0] changes to ABSENT, the undefined instruction trap is
taken. If CHSE[1:0] changes to GO or LAST, the instruction proceeds as
follows.
If an interrupt occurs, the ARM9E-S processor core is forced out of the
busy-wait state. This is indicated to the coprocessor by the PASS signal
going LOW. The instruction is restarted later and so the coprocessor must
not commit to the instruction (it must not change any of the coprocessor
state) until it has seen PASS HIGH, when the handshake signals indicate
the GO or LAST condition.
The GO state indicates that the coprocessor can execute the instruction
immediately, and that it requires another cycle of execution. Both the
ARM9E-S processor core and the coprocessor must also consider the
ARM DDI 0165B