SAM9XE512 Atmel Corporation, SAM9XE512 Datasheet - Page 95

• Manufacturer Part Number: SAM9XE512
• Manufacturer: Atmel Corporation

Specifications of SAM9XE512

• Flash (kbytes): 512 Kbytes
• Pin Count: 217
• Max. Operating Frequency: 180 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 96
• Ext Interrupts: 96
• Usb Transceiver: 3
• Usb Speed: Full Speed
• Usb Interface: Host, Device
• Spi: 2
• Twi (i2c): 2
• Uart: 6
• Ssc: 1
• Ethernet: 1
• Sd / Emmc: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: Yes
• Adc Channels: 4
• Adc Resolution (bits): 10
• Adc Speed (ksps): 312
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 32
• Self Program Memory: NO
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 1.65 to 1.95
• Fpu: No
• Mpu / Mmu: No / Yes
• Timers: 6
• Output Compare Channels: 6
• Input Capture Channels: 6
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

ARM DDI 0165B
This DABORT to DnMREQ, DSEQ, and DMORE path has been removed from the
ARM9E-S design because:
•
•
Due to this modification, the memory system connected to ARM9E-S is responsible for
ignoring a data memory request made during the cycle of an aborted data transfer. This
is necessary to prevent a following memory access from corrupting memory after an
aborted access. The memory system must ignore DnMREQ, DSEQ, and DMORE in
this case.
a combinational input to output path is undesirable in an ASIC design flow
the path is critical in ARM9TDMI.
Copyright © 2000 ARM Limited. All rights reserved.
CLK
DnRW
DnMREQ
DSEQ
DMORE
DABORT
Address class
signals
WDATA[31:0]
(Write)
Figure 4-5 ARM9TDMI effect of DABORT on following memory access
Write address
Write cycle
(aborted)
Read address
Write data
I cycle
Memory Interface
4-19