SAM9XE512 Atmel Corporation, SAM9XE512 Datasheet - Page 161

• Manufacturer Part Number: SAM9XE512
• Manufacturer: Atmel Corporation

Specifications of SAM9XE512

• Flash (kbytes): 512 Kbytes
• Pin Count: 217
• Max. Operating Frequency: 180 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 96
• Ext Interrupts: 96
• Usb Transceiver: 3
• Usb Speed: Full Speed
• Usb Interface: Host, Device
• Spi: 2
• Twi (i2c): 2
• Uart: 6
• Ssc: 1
• Ethernet: 1
• Sd / Emmc: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: Yes
• Adc Channels: 4
• Adc Resolution (bits): 10
• Adc Speed (ksps): 312
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 32
• Self Program Memory: NO
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 1.65 to 1.95
• Fpu: No
• Mpu / Mmu: No / Yes
• Timers: 6
• Output Compare Channels: 6
• Input Capture Channels: 6
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

Chapter
Instruction Cycle Times
ARM DDI 0165B
8-
This chapter gives the instruction cycle timings and illustrates interlock conditions
present in the ARM9E-S design. It contains the following sections:
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Instruction cycle count summary on page 8-3
Introduction to detailed instruction cycle timings on page 8-7
Branch and ARM branch with link on page 8-8
Thumb branch with link on page 8-9
Branch and exchange on page 8-10
Thumb Branch, Link, and Exchange <immediate> on page 8-11
Data operations on page 8-12
MRS on page 8-14
MSR operations on page 8-15
Multiply and multiply accumulate on page 8-16
QADD, QDADD, QSUB, and QDSUB on page 8-20
Load register on page 8-21
Store register on page 8-26
Load multiple registers on page 8-27
Store multiple registers on page 8-30
Load double register on page 8-31
Copyright © 2000 ARM Limited. All rights reserved.
8-1